
Han Yang
Examiner (ID: 13626)
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2809, 2824, 2493 |
| Total Applications | 1535 |
| Issued Applications | 1401 |
| Pending Applications | 89 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18912883
[patent_doc_number] => 11875868
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-16
[patent_title] => Quick reliability scan for memory device
[patent_app_type] => utility
[patent_app_number] => 18/076225
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 11774
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18076225
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/076225 | Quick reliability scan for memory device | Dec 5, 2022 | Issued |
Array
(
[id] => 19734671
[patent_doc_number] => 12212683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Persistent file system in a secure enclave
[patent_app_type] => utility
[patent_app_number] => 18/062526
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11484
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18062526
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/062526 | Persistent file system in a secure enclave | Dec 5, 2022 | Issued |
Array
(
[id] => 19093725
[patent_doc_number] => 11955189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => NAND data placement schema
[patent_app_type] => utility
[patent_app_number] => 18/075027
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 18243
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075027
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075027 | NAND data placement schema | Dec 4, 2022 | Issued |
Array
(
[id] => 19093725
[patent_doc_number] => 11955189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => NAND data placement schema
[patent_app_type] => utility
[patent_app_number] => 18/075027
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 18243
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075027
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075027 | NAND data placement schema | Dec 4, 2022 | Issued |
Array
(
[id] => 19093725
[patent_doc_number] => 11955189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => NAND data placement schema
[patent_app_type] => utility
[patent_app_number] => 18/075027
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 18243
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075027
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075027 | NAND data placement schema | Dec 4, 2022 | Issued |
Array
(
[id] => 19093725
[patent_doc_number] => 11955189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => NAND data placement schema
[patent_app_type] => utility
[patent_app_number] => 18/075027
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 18243
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075027
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075027 | NAND data placement schema | Dec 4, 2022 | Issued |
Array
(
[id] => 18751290
[patent_doc_number] => 11810608
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-11-07
[patent_title] => Manganese or scandium doped multi-element non-linear polar material gain memory bit-cell
[patent_app_type] => utility
[patent_app_number] => 18/061270
[patent_app_country] => US
[patent_app_date] => 2022-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 17404
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18061270
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/061270 | Manganese or scandium doped multi-element non-linear polar material gain memory bit-cell | Dec 1, 2022 | Issued |
Array
(
[id] => 19906288
[patent_doc_number] => 12283300
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-22
[patent_title] => Devices, methods, and systems for a multilevel memory cell
[patent_app_type] => utility
[patent_app_number] => 18/074101
[patent_app_country] => US
[patent_app_date] => 2022-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 6272
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18074101
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/074101 | Devices, methods, and systems for a multilevel memory cell | Dec 1, 2022 | Issued |
Array
(
[id] => 19444272
[patent_doc_number] => 12094559
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Non-volatile memory and voltage detecting circuit thereof
[patent_app_type] => utility
[patent_app_number] => 18/072014
[patent_app_country] => US
[patent_app_date] => 2022-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 7152
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18072014
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/072014 | Non-volatile memory and voltage detecting circuit thereof | Nov 29, 2022 | Issued |
Array
(
[id] => 18464145
[patent_doc_number] => 11688438
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Apparatus, memory device, and method for storing multiple parameter codes for operation parameters
[patent_app_type] => utility
[patent_app_number] => 18/071054
[patent_app_country] => US
[patent_app_date] => 2022-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10265
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18071054
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/071054 | Apparatus, memory device, and method for storing multiple parameter codes for operation parameters | Nov 28, 2022 | Issued |
Array
(
[id] => 19191133
[patent_doc_number] => 20240170046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/988760
[patent_app_country] => US
[patent_app_date] => 2022-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4563
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17988760
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/988760 | Memory device | Nov 16, 2022 | Issued |
Array
(
[id] => 18250997
[patent_doc_number] => 20230078036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => ERASING MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/988090
[patent_app_country] => US
[patent_app_date] => 2022-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12926
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17988090
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/988090 | Erasing memory | Nov 15, 2022 | Issued |
Array
(
[id] => 19867232
[patent_doc_number] => 20250106018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => SECURITY FOR TRAFFIC RELAYING BY A WIRELESS COMMUNICATION DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/730992
[patent_app_country] => US
[patent_app_date] => 2022-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 33412
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -31
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18730992
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/730992 | SECURITY FOR TRAFFIC RELAYING BY A WIRELESS COMMUNICATION DEVICE | Nov 15, 2022 | Pending |
Array
(
[id] => 18310835
[patent_doc_number] => 20230114735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => CHARGE LEAKAGE DETECTION FOR MEMORY SYSTEM RELIABILITY
[patent_app_type] => utility
[patent_app_number] => 18/053305
[patent_app_country] => US
[patent_app_date] => 2022-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18053305
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/053305 | Charge leakage detection for memory system reliability | Nov 6, 2022 | Issued |
Array
(
[id] => 18227057
[patent_doc_number] => 20230066051
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SIGNAL DEVELOPMENT CACHING IN A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/980546
[patent_app_country] => US
[patent_app_date] => 2022-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 49631
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17980546
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/980546 | Signal development caching in a memory device | Nov 2, 2022 | Issued |
Array
(
[id] => 20258075
[patent_doc_number] => 12430426
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => System and method for automatic binary segmentation
[patent_app_type] => utility
[patent_app_number] => 17/977000
[patent_app_country] => US
[patent_app_date] => 2022-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2307
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17977000
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/977000 | System and method for automatic binary segmentation | Oct 30, 2022 | Issued |
Array
(
[id] => 18857008
[patent_doc_number] => 11854599
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Semiconductor device, electronic component, and electronic device
[patent_app_type] => utility
[patent_app_number] => 17/977099
[patent_app_country] => US
[patent_app_date] => 2022-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 79
[patent_no_of_words] => 36846
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17977099
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/977099 | Semiconductor device, electronic component, and electronic device | Oct 30, 2022 | Issued |
Array
(
[id] => 18911933
[patent_doc_number] => 11874911
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-16
[patent_title] => Privacy preserving face-based authentication
[patent_app_type] => utility
[patent_app_number] => 18/050561
[patent_app_country] => US
[patent_app_date] => 2022-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 17197
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18050561
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/050561 | Privacy preserving face-based authentication | Oct 27, 2022 | Issued |
Array
(
[id] => 18812197
[patent_doc_number] => 20230386534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => METHODS OF OPERATING A NEAR MEMORY PROCESSING-DUAL IN-LINE MEMORY MODULE (NMP-DIMM) FOR PERFORMING A READ OPERATION AND AN ADAPTIVE LATENCY MODULE AND A SYSTEM THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/974940
[patent_app_country] => US
[patent_app_date] => 2022-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9030
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17974940
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/974940 | Methods of operating a near memory processing-dual in-line memory module (NMP-DIMM) for performing a read operation and an adaptive latency module and a system thereof | Oct 26, 2022 | Issued |
Array
(
[id] => 18366767
[patent_doc_number] => 20230148359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => SENSING SCHEME FOR A MEMORY WITH SHARED SENSE COMPONENTS
[patent_app_type] => utility
[patent_app_number] => 18/048738
[patent_app_country] => US
[patent_app_date] => 2022-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13527
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18048738
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/048738 | Sensing scheme for a memory with shared sense components | Oct 20, 2022 | Issued |