
Han Yang
Examiner (ID: 16122, Phone: (571)270-3048 , Office: P/2824 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2824, 2809, 2493 |
| Total Applications | 1532 |
| Issued Applications | 1400 |
| Pending Applications | 87 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20291068
[patent_doc_number] => 20250316311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-09
[patent_title] => NONVOLATILE MEMORY DEVICE, OPERATING METHOD OF NONVOLATILE MEMORY DEVICE, AND MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/898990
[patent_app_country] => US
[patent_app_date] => 2024-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8550
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18898990
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/898990 | NONVOLATILE MEMORY DEVICE, OPERATING METHOD OF NONVOLATILE MEMORY DEVICE, AND MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY DEVICE | Sep 26, 2024 | Pending |
Array
(
[id] => 20630368
[patent_doc_number] => 20260094656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-02
[patent_title] => CIRCUIT AND METHOD FOR ACCURATELY CLAMPING SOURCE-TO-DRAIN VOLTAGE OF EPROM BIT-CELL
[patent_app_type] => utility
[patent_app_number] => 18/898944
[patent_app_country] => US
[patent_app_date] => 2024-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2132
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18898944
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/898944 | CIRCUIT AND METHOD FOR ACCURATELY CLAMPING SOURCE-TO-DRAIN VOLTAGE OF EPROM BIT-CELL | Sep 26, 2024 | Pending |
Array
(
[id] => 19893069
[patent_doc_number] => 20250118381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-10
[patent_title] => NONVOLATILE MEMORY DEVICE AND PASS-FAIL CHECK METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/899546
[patent_app_country] => US
[patent_app_date] => 2024-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13967
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18899546
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/899546 | NONVOLATILE MEMORY DEVICE AND PASS-FAIL CHECK METHOD THEREOF | Sep 26, 2024 | Pending |
Array
(
[id] => 19696088
[patent_doc_number] => 20250014633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/890760
[patent_app_country] => US
[patent_app_date] => 2024-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9980
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18890760
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/890760 | MEMORY | Sep 19, 2024 | Pending |
Array
(
[id] => 19695221
[patent_doc_number] => 20250013766
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => SERVERLESS IDENTITY MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/887978
[patent_app_country] => US
[patent_app_date] => 2024-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18887978
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/887978 | SERVERLESS IDENTITY MANAGEMENT | Sep 16, 2024 | Pending |
Array
(
[id] => 19850341
[patent_doc_number] => 20250095692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/884849
[patent_app_country] => US
[patent_app_date] => 2024-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17175
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18884849
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/884849 | SEMICONDUCTOR MEMORY DEVICE | Sep 12, 2024 | Pending |
Array
(
[id] => 19664045
[patent_doc_number] => 20240431110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => BLOCK-ON-BLOCK MEMORY ARRAY ARCHITECTURE USING BI-DIRECTIONAL STAIRCASES
[patent_app_type] => utility
[patent_app_number] => 18/827561
[patent_app_country] => US
[patent_app_date] => 2024-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9327
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18827561
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/827561 | BLOCK-ON-BLOCK MEMORY ARRAY ARCHITECTURE USING BI-DIRECTIONAL STAIRCASES | Sep 5, 2024 | Pending |
Array
(
[id] => 19661774
[patent_doc_number] => 20240428839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => APPARATUSES, SYSTEMS, AND METHODS FOR CONFIGURABLE MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/826719
[patent_app_country] => US
[patent_app_date] => 2024-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8880
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18826719
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/826719 | APPARATUSES, SYSTEMS, AND METHODS FOR CONFIGURABLE MEMORY | Sep 5, 2024 | Pending |
Array
(
[id] => 20631021
[patent_doc_number] => 20260095310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-02
[patent_title] => METHOD, DEVICE, SYSTEM, AND COMPUTER PROGRAM FOR CONSTRUCTING QUANTUM CRYPTOGRAPHIC COMMUNICATION NETWORK
[patent_app_type] => utility
[patent_app_number] => 18/824746
[patent_app_country] => US
[patent_app_date] => 2024-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1988
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18824746
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/824746 | METHOD, DEVICE, SYSTEM, AND COMPUTER PROGRAM FOR CONSTRUCTING QUANTUM CRYPTOGRAPHIC COMMUNICATION NETWORK | Sep 3, 2024 | Issued |
Array
(
[id] => 20703292
[patent_doc_number] => 12626004
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-12
[patent_title] => Processing query predicates involving fine-grained privacy-preserving columns
[patent_app_type] => utility
[patent_app_number] => 18/823610
[patent_app_country] => US
[patent_app_date] => 2024-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5762
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18823610
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/823610 | Processing query predicates involving fine-grained privacy-preserving columns | Sep 2, 2024 | Issued |
Array
(
[id] => 19645312
[patent_doc_number] => 20240419832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => SYSTEMS AND METHODS FOR USE IN SECURING BACKUP DATA FILES
[patent_app_type] => utility
[patent_app_number] => 18/820694
[patent_app_country] => US
[patent_app_date] => 2024-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9672
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18820694
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/820694 | Systems and methods for use in securing backup data files | Aug 29, 2024 | Issued |
Array
(
[id] => 20572091
[patent_doc_number] => 20260066019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-05
[patent_title] => SCHEDULING SCAN OPERATIONS IN MEMORY SUB-SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/818260
[patent_app_country] => US
[patent_app_date] => 2024-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1266
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18818260
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/818260 | SCHEDULING SCAN OPERATIONS IN MEMORY SUB-SYSTEMS | Aug 27, 2024 | Pending |
Array
(
[id] => 19646226
[patent_doc_number] => 20240420746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => Synchronous Input Buffer Control Using a Ripple Counter
[patent_app_type] => utility
[patent_app_number] => 18/814826
[patent_app_country] => US
[patent_app_date] => 2024-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6949
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18814826
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/814826 | Synchronous input buffer control using a ripple counter | Aug 25, 2024 | Issued |
Array
(
[id] => 20520335
[patent_doc_number] => 20260044443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-12
[patent_title] => PRE-CHARGE AT READ RECOVERY CLOCK FROM BIT LINE SIDE FOR SUB-BLOCK ONE PERFORMANCE IMPROVEMENT
[patent_app_type] => utility
[patent_app_number] => 18/797072
[patent_app_country] => US
[patent_app_date] => 2024-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15015
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18797072
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/797072 | PRE-CHARGE AT READ RECOVERY CLOCK FROM BIT LINE SIDE FOR SUB-BLOCK ONE PERFORMANCE IMPROVEMENT | Aug 6, 2024 | Pending |
Array
(
[id] => 20513506
[patent_doc_number] => 20260037607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-05
[patent_title] => System and Method for Grip Gesture Authentication based on Pressure Gradient Mapping
[patent_app_type] => utility
[patent_app_number] => 18/793094
[patent_app_country] => US
[patent_app_date] => 2024-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18793094
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/793094 | System and method for grip gesture authentication based on pressure gradient mapping | Aug 1, 2024 | Issued |
Array
(
[id] => 20515958
[patent_doc_number] => 20260040061
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-05
[patent_title] => SYSTEM AND METHOD FOR ENHANCED IOT DEVICE SECURITY AND RELIABILITY USING MULTIPLE COMMUNICATION INTERFACE TYPES
[patent_app_type] => utility
[patent_app_number] => 18/790789
[patent_app_country] => US
[patent_app_date] => 2024-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18790789
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/790789 | SYSTEM AND METHOD FOR ENHANCED IOT DEVICE SECURITY AND RELIABILITY USING MULTIPLE COMMUNICATION INTERFACE TYPES | Jul 30, 2024 | Pending |
Array
(
[id] => 19603516
[patent_doc_number] => 20240394396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => AUTHENTICATION SYSTEM AND RELAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/789411
[patent_app_country] => US
[patent_app_date] => 2024-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8517
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789411
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/789411 | AUTHENTICATION SYSTEM AND RELAY DEVICE | Jul 29, 2024 | Pending |
Array
(
[id] => 20514516
[patent_doc_number] => 20260038618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-05
[patent_title] => WRITE LATENCY TESTING SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 18/789412
[patent_app_country] => US
[patent_app_date] => 2024-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3607
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789412
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/789412 | WRITE LATENCY TESTING SYSTEMS AND METHODS | Jul 29, 2024 | Pending |
Array
(
[id] => 19589415
[patent_doc_number] => 20240386972
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => READ DISTURB MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/787787
[patent_app_country] => US
[patent_app_date] => 2024-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5969
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18787787
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/787787 | READ DISTURB MANAGEMENT | Jul 28, 2024 | Pending |
Array
(
[id] => 19589400
[patent_doc_number] => 20240386957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => MEMORY DEVICE WITH CONTENT ADDRESSABLE MEMORY UNITS
[patent_app_type] => utility
[patent_app_number] => 18/785636
[patent_app_country] => US
[patent_app_date] => 2024-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9235
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18785636
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/785636 | MEMORY DEVICE WITH CONTENT ADDRESSABLE MEMORY UNITS | Jul 25, 2024 | Pending |