
Han Yang
Examiner (ID: 13626)
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2809, 2824, 2493 |
| Total Applications | 1535 |
| Issued Applications | 1401 |
| Pending Applications | 89 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20791126
[patent_doc_number] => 12665042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-23
[patent_title] => Write latency testing systems and methods
[patent_app_type] => utility
[patent_app_number] => 18/789412
[patent_app_country] => US
[patent_app_date] => 2024-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3607
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789412
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/789412 | WRITE LATENCY TESTING SYSTEMS AND METHODS | Jul 29, 2024 | Pending |
Array
(
[id] => 19589415
[patent_doc_number] => 20240386972
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => READ DISTURB MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/787787
[patent_app_country] => US
[patent_app_date] => 2024-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5969
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18787787
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/787787 | READ DISTURB MANAGEMENT | Jul 28, 2024 | Pending |
Array
(
[id] => 19588569
[patent_doc_number] => 20240386126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => INFORMATION PROCESSING METHOD AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 18/785153
[patent_app_country] => US
[patent_app_date] => 2024-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11964
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18785153
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/785153 | INFORMATION PROCESSING METHOD AND STORAGE MEDIUM | Jul 25, 2024 | Pending |
Array
(
[id] => 19589400
[patent_doc_number] => 20240386957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => MEMORY DEVICE WITH CONTENT ADDRESSABLE MEMORY UNITS
[patent_app_type] => utility
[patent_app_number] => 18/785636
[patent_app_country] => US
[patent_app_date] => 2024-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9235
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18785636
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/785636 | MEMORY DEVICE WITH CONTENT ADDRESSABLE MEMORY UNITS | Jul 25, 2024 | Pending |
Array
(
[id] => 20063098
[patent_doc_number] => 20250201320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => NONVOLATILE MEMORY DEVICES WITH MULTIPLE OPERATION MODES
[patent_app_type] => utility
[patent_app_number] => 18/784307
[patent_app_country] => US
[patent_app_date] => 2024-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6014
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18784307
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/784307 | NONVOLATILE MEMORY DEVICES WITH MULTIPLE OPERATION MODES | Jul 24, 2024 | Pending |
Array
(
[id] => 20311765
[patent_doc_number] => 20250329394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-23
[patent_title] => MEMORY DEVICES AND OPERATION METHODS THEREOF, AND MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/784049
[patent_app_country] => US
[patent_app_date] => 2024-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18784049
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/784049 | Memory devices and operation methods thereof, and memory systems | Jul 24, 2024 | Issued |
Array
(
[id] => 20063077
[patent_doc_number] => 20250201299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => APPARATUSES AND METHODS FOR CONDUCTIVE COUPLING OF BIT LINES USING BIT LINE SWITCHES
[patent_app_type] => utility
[patent_app_number] => 18/776897
[patent_app_country] => US
[patent_app_date] => 2024-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3490
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18776897
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/776897 | APPARATUSES AND METHODS FOR CONDUCTIVE COUPLING OF BIT LINES USING BIT LINE SWITCHES | Jul 17, 2024 | Pending |
Array
(
[id] => 20477030
[patent_doc_number] => 20260019251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-15
[patent_title] => DYNAMIC SOFTWARE SECURITY OBJECTS
[patent_app_type] => utility
[patent_app_number] => 18/773251
[patent_app_country] => US
[patent_app_date] => 2024-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4912
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18773251
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/773251 | Dynamic software security objects | Jul 14, 2024 | Issued |
Array
(
[id] => 20704062
[patent_doc_number] => 12626777
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-12
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 18/768033
[patent_app_country] => US
[patent_app_date] => 2024-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 2629
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18768033
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/768033 | Semiconductor memory device | Jul 9, 2024 | Issued |
Array
(
[id] => 20797804
[patent_doc_number] => 20260178707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-06-25
[patent_title] => METHOD FOR THEFT PROTECTION OF MACHINE LEARNING MODULES, AND PROTECTION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/727428
[patent_app_country] => US
[patent_app_date] => 2022-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18727428
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/727428 | METHOD FOR THEFT PROTECTION OF MACHINE LEARNING MODULES, AND PROTECTION SYSTEM | Jul 8, 2024 | Pending |
Array
(
[id] => 20461924
[patent_doc_number] => 20260011353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-08
[patent_title] => SENSING CIRCUIT OF MEMORY DEVICE AND CONTROL METHOD OF SENSING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/764399
[patent_app_country] => US
[patent_app_date] => 2024-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18764399
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/764399 | SENSING CIRCUIT OF MEMORY DEVICE AND CONTROL METHOD OF SENSING CIRCUIT | Jul 4, 2024 | Pending |
| 18/755059 | ENCRYPTION KEY MANAGEMENT AND TRANSPARENT DECRYPTION | Jun 25, 2024 | Abandoned |
Array
(
[id] => 19515442
[patent_doc_number] => 20240347128
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => MEMORY BLOCK PROGRAMMING USING DEFECTIVITY INFORMATION
[patent_app_type] => utility
[patent_app_number] => 18/753389
[patent_app_country] => US
[patent_app_date] => 2024-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18753389
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/753389 | MEMORY BLOCK PROGRAMMING USING DEFECTIVITY INFORMATION | Jun 24, 2024 | Pending |
Array
(
[id] => 20235522
[patent_doc_number] => 20250292841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-18
[patent_title] => OPERATION METHOD OF MEMORY, AND MEMORY, MEMORY SYSTEM, AND ELECTRONIC SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/753557
[patent_app_country] => US
[patent_app_date] => 2024-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18753557
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/753557 | OPERATION METHOD OF MEMORY, AND MEMORY, MEMORY SYSTEM, AND ELECTRONIC SYSTEM | Jun 24, 2024 | Pending |
Array
(
[id] => 20124255
[patent_doc_number] => 20250239286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => MEMORY CIRCUIT AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/752079
[patent_app_country] => US
[patent_app_date] => 2024-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24149
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18752079
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/752079 | Memory circuit and method of operating the same | Jun 23, 2024 | Issued |
Array
(
[id] => 20429374
[patent_doc_number] => 20250391467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-25
[patent_title] => COMPOUND SEMICONDUCTOR BASED RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/752047
[patent_app_country] => US
[patent_app_date] => 2024-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6227
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18752047
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/752047 | COMPOUND SEMICONDUCTOR BASED RANDOM ACCESS MEMORY | Jun 23, 2024 | Pending |
Array
(
[id] => 20324363
[patent_doc_number] => 20250336451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => MANAGING PROGRAM OPERATIONS IN MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/751099
[patent_app_country] => US
[patent_app_date] => 2024-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5892
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18751099
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/751099 | Managing program operations in memory systems | Jun 20, 2024 | Issued |
Array
(
[id] => 20028448
[patent_doc_number] => 20250166670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-22
[patent_title] => NON-VOLATILE MEMORY DEVICE, STORAGE DEVICE INCLUDING THE SAME DEVICE, AND METHOD OF OPERATING THE SAME STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/749743
[patent_app_country] => US
[patent_app_date] => 2024-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18749743
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/749743 | NON-VOLATILE MEMORY DEVICE, STORAGE DEVICE INCLUDING THE SAME DEVICE, AND METHOD OF OPERATING THE SAME STORAGE DEVICE | Jun 20, 2024 | Pending |
Array
(
[id] => 19500150
[patent_doc_number] => 20240339168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => MEMORY SYSTEMS HAVING MEMORY DEVICES THEREIN WITH ENHANCED ERROR CORRECTION CAPABILITY AND METHODS OF OPERATING SAME
[patent_app_type] => utility
[patent_app_number] => 18/746565
[patent_app_country] => US
[patent_app_date] => 2024-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9144
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18746565
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/746565 | MEMORY SYSTEMS HAVING MEMORY DEVICES THEREIN WITH ENHANCED ERROR CORRECTION CAPABILITY AND METHODS OF OPERATING SAME | Jun 17, 2024 | Pending |
Array
(
[id] => 20482007
[patent_doc_number] => 12530482
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-20
[patent_title] => Systems and methods for access provisioning using a data protection architecture
[patent_app_type] => utility
[patent_app_number] => 18/745796
[patent_app_country] => US
[patent_app_date] => 2024-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 14265
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18745796
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/745796 | Systems and methods for access provisioning using a data protection architecture | Jun 16, 2024 | Issued |