
Han Yang
Examiner (ID: 13626)
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2809, 2824, 2493 |
| Total Applications | 1535 |
| Issued Applications | 1401 |
| Pending Applications | 89 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19483734
[patent_doc_number] => 20240331776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => PAGE BUFFER CIRCUIT AND MEMORY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/743852
[patent_app_country] => US
[patent_app_date] => 2024-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18743852
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/743852 | Page buffer circuit and memory device including the same | Jun 13, 2024 | Issued |
Array
(
[id] => 19767411
[patent_doc_number] => 12225727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => United states 3D memory semiconductor devices and structures with memory cells
[patent_app_type] => utility
[patent_app_number] => 18/738967
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 40
[patent_no_of_words] => 15188
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738967
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738967 | United states 3D memory semiconductor devices and structures with memory cells | Jun 9, 2024 | Issued |
Array
(
[id] => 19483754
[patent_doc_number] => 20240331796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => Magnetic Memory Device
[patent_app_type] => utility
[patent_app_number] => 18/739053
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18739053
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/739053 | Magnetic Memory Device | Jun 9, 2024 | Pending |
Array
(
[id] => 20636568
[patent_doc_number] => 12597449
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-07
[patent_title] => Inductive energy harvesting and signal development for a memory device
[patent_app_type] => utility
[patent_app_number] => 18/733153
[patent_app_country] => US
[patent_app_date] => 2024-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17887
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18733153
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/733153 | Inductive energy harvesting and signal development for a memory device | Jun 3, 2024 | Issued |
Array
(
[id] => 20396698
[patent_doc_number] => 20250372173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-04
[patent_title] => APPARATUS AND METHODS FOR NEGATIVE THRESHOLD VOLTAGES FOR NONVOLATILE MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/731253
[patent_app_country] => US
[patent_app_date] => 2024-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6873
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18731253
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/731253 | Apparatus and methods for negative threshold voltages for nonvolatile memory devices | May 31, 2024 | Issued |
Array
(
[id] => 19617787
[patent_doc_number] => 20240403467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => Electronic Device for Accessing Data and Method Thereof
[patent_app_type] => utility
[patent_app_number] => 18/679436
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6724
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679436
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679436 | Electronic device for accessing data and method thereof | May 29, 2024 | Issued |
Array
(
[id] => 19618916
[patent_doc_number] => 20240404596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => SENSE AMPLIFIER CIRCUIT, CORRESPONDING MEMORY DEVICE AND METHOD OF OPERATION
[patent_app_type] => utility
[patent_app_number] => 18/676719
[patent_app_country] => US
[patent_app_date] => 2024-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18676719
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/676719 | Sense amplifier circuit, corresponding memory device and method of operation | May 28, 2024 | Issued |
Array
(
[id] => 20611017
[patent_doc_number] => 12586621
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-24
[patent_title] => Apparatuses and methods for setting a duty cycle adjuster for improving clock duty cycle
[patent_app_type] => utility
[patent_app_number] => 18/672389
[patent_app_country] => US
[patent_app_date] => 2024-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 11682
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18672389
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/672389 | Apparatuses and methods for setting a duty cycle adjuster for improving clock duty cycle | May 22, 2024 | Issued |
Array
(
[id] => 20160361
[patent_doc_number] => 12386993
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Image processing device security
[patent_app_type] => utility
[patent_app_number] => 18/671646
[patent_app_country] => US
[patent_app_date] => 2024-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3453
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18671646
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/671646 | Image processing device security | May 21, 2024 | Issued |
Array
(
[id] => 20382817
[patent_doc_number] => 20250365310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-27
[patent_title] => SYSTEMS AND METHODS FOR COHORT DENIAL OF SERVICE ATTACK DETECTION AND MITIGATION
[patent_app_type] => utility
[patent_app_number] => 18/671840
[patent_app_country] => US
[patent_app_date] => 2024-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18671840
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/671840 | Systems and methods for cohort denial of service attack detection and mitigation | May 21, 2024 | Issued |
Array
(
[id] => 20611020
[patent_doc_number] => 12586624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-24
[patent_title] => Device and method for performing matrix operation
[patent_app_type] => utility
[patent_app_number] => 18/669795
[patent_app_country] => US
[patent_app_date] => 2024-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18669795
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/669795 | Device and method for performing matrix operation | May 20, 2024 | Issued |
Array
(
[id] => 20791089
[patent_doc_number] => 12665005
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-23
[patent_title] => Storage device performing dummy read operation, and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 18/669694
[patent_app_country] => US
[patent_app_date] => 2024-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6937
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18669694
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/669694 | STORAGE DEVICE PERFORMING DUMMY READ OPERATION, AND METHOD OF OPERATING THE SAME | May 20, 2024 | Issued |
Array
(
[id] => 20124269
[patent_doc_number] => 20250239300
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => METHOD FOR OPERATING MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/668848
[patent_app_country] => US
[patent_app_date] => 2024-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18668848
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/668848 | METHOD FOR OPERATING MEMORY DEVICE | May 19, 2024 | Pending |
Array
(
[id] => 20434896
[patent_doc_number] => 12505879
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-23
[patent_title] => Gray encoding for analog content addressable memory in general computing
[patent_app_type] => utility
[patent_app_number] => 18/668540
[patent_app_country] => US
[patent_app_date] => 2024-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3760
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18668540
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/668540 | Gray encoding for analog content addressable memory in general computing | May 19, 2024 | Issued |
Array
(
[id] => 19435725
[patent_doc_number] => 20240304223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => High Speed Differential ROM
[patent_app_type] => utility
[patent_app_number] => 18/667059
[patent_app_country] => US
[patent_app_date] => 2024-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6455
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18667059
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/667059 | High Speed Differential ROM | May 16, 2024 | Abandoned |
Array
(
[id] => 19405962
[patent_doc_number] => 20240289473
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => INTELLIGENT DISPLAY OF CONTENT
[patent_app_type] => utility
[patent_app_number] => 18/655537
[patent_app_country] => US
[patent_app_date] => 2024-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9207
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 305
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655537
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/655537 | Intelligent display of content | May 5, 2024 | Issued |
Array
(
[id] => 20339567
[patent_doc_number] => 20250343687
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-06
[patent_title] => SECURE RANGING SECRET KEY COMPLIANCE FOR SHORT-RANGE COMMUNICATION DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/653656
[patent_app_country] => US
[patent_app_date] => 2024-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18653656
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/653656 | Secure ranging secret key compliance for short-range communication devices | May 1, 2024 | Issued |
Array
(
[id] => 20002087
[patent_doc_number] => 20250140309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => MEMORY DEVICE AND MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/653285
[patent_app_country] => US
[patent_app_date] => 2024-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4346
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18653285
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/653285 | MEMORY DEVICE AND MEMORY SYSTEM | May 1, 2024 | Pending |
Array
(
[id] => 19559633
[patent_doc_number] => 20240371425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => COMPENSATING FOR VOLTAGE OFFSET IN MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/649393
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18649393
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/649393 | Compensating for voltage offset in memory | Apr 28, 2024 | Issued |
Array
(
[id] => 19828577
[patent_doc_number] => 12249368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-11
[patent_title] => Neural network classifier using array of three-gate non-volatile memory cells
[patent_app_type] => utility
[patent_app_number] => 18/645184
[patent_app_country] => US
[patent_app_date] => 2024-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 41
[patent_no_of_words] => 9866
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 315
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645184
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/645184 | Neural network classifier using array of three-gate non-volatile memory cells | Apr 23, 2024 | Issued |