Hanh N Nguyen
Examiner (ID: 8347, Phone: (571)272-2031 , Office: P/2834 )
Most Active Art Unit | 2834 |
Art Unit(s) | 2662, 2473, 2738, 2668, 2834, 2413, 2616, 2416, 2479 |
Total Applications | 3179 |
Issued Applications | 2551 |
Pending Applications | 159 |
Abandoned Applications | 469 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 15842725
[patent_doc_number] => 20200136645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => METHOD EMPLOYED IN LDPC DECODER AND THE DECODER
[patent_app_type] => utility
[patent_app_number] => 16/726808
[patent_app_country] => US
[patent_app_date] => 2019-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4557
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16726808
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/726808 | Method employed in LDPC decoder and the decoder | Dec 23, 2019 | Issued |
Array
(
[id] => 18118594
[patent_doc_number] => 11549984
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Scan architecture for interconnect testing in 3D integrated circuits
[patent_app_type] => utility
[patent_app_number] => 16/724787
[patent_app_country] => US
[patent_app_date] => 2019-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 28
[patent_no_of_words] => 11563
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16724787
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/724787 | Scan architecture for interconnect testing in 3D integrated circuits | Dec 22, 2019 | Issued |
Array
(
[id] => 18236568
[patent_doc_number] => 11601139
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-07
[patent_title] => Methods and apparatus to determine and apply polarity-based error correction code
[patent_app_type] => utility
[patent_app_number] => 16/680738
[patent_app_country] => US
[patent_app_date] => 2019-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 13516
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16680738
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/680738 | Methods and apparatus to determine and apply polarity-based error correction code | Nov 11, 2019 | Issued |
Array
(
[id] => 15533891
[patent_doc_number] => 20200059251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => DATA PROCESSING APPARATUS AND METHOD
[patent_app_type] => utility
[patent_app_number] => 16/661634
[patent_app_country] => US
[patent_app_date] => 2019-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 113783
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 389
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16661634
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/661634 | DATA PROCESSING APPARATUS AND METHOD | Oct 22, 2019 | Abandoned |
Array
(
[id] => 17289534
[patent_doc_number] => 11206103
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-21
[patent_title] => Broadcast signal frame generation device and broadcast signal frame generation method using boundary of physical layer pipes of core layer
[patent_app_type] => utility
[patent_app_number] => 16/542007
[patent_app_country] => US
[patent_app_date] => 2019-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 21739
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542007
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542007 | Broadcast signal frame generation device and broadcast signal frame generation method using boundary of physical layer pipes of core layer | Aug 14, 2019 | Issued |
Array
(
[id] => 15031863
[patent_doc_number] => 20190326936
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => DATA PROCESSING DEVICE AND DATA PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/459088
[patent_app_country] => US
[patent_app_date] => 2019-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 51299
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 1072
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16459088
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/459088 | Data processing device and data processing method | Jun 30, 2019 | Issued |
Array
(
[id] => 14935213
[patent_doc_number] => 20190303244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => APPARATUS INCLUDING REFRESH CONTROLLER CONTROLLING REFRESH OPERATION RESPONSIVE TO DATA ERROR
[patent_app_type] => utility
[patent_app_number] => 16/445686
[patent_app_country] => US
[patent_app_date] => 2019-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3563
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16445686
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/445686 | Apparatus including refresh controller controlling refresh operation responsive to data error | Jun 18, 2019 | Issued |
Array
(
[id] => 18318041
[patent_doc_number] => 11632135
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-18
[patent_title] => Apparatuses and methods for interleaved BCH codes
[patent_app_type] => utility
[patent_app_number] => 16/415218
[patent_app_country] => US
[patent_app_date] => 2019-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 8230
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16415218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/415218 | Apparatuses and methods for interleaved BCH codes | May 16, 2019 | Issued |
Array
(
[id] => 14786243
[patent_doc_number] => 20190268019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => TRANSMITTER AND SHORTENING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/408965
[patent_app_country] => US
[patent_app_date] => 2019-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 29093
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 381
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16408965
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/408965 | Transmitter and shortening method thereof | May 9, 2019 | Issued |
Array
(
[id] => 14750479
[patent_doc_number] => 20190258413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => LOGICAL FORMAT UTILIZING LATERAL ENCODING OF DATA FOR STORAGE ON MAGNETIC TAPE
[patent_app_type] => utility
[patent_app_number] => 16/403306
[patent_app_country] => US
[patent_app_date] => 2019-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10613
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16403306
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/403306 | Logical format utilizing lateral encoding of data for storage on magnetic tape | May 2, 2019 | Issued |
Array
(
[id] => 17364973
[patent_doc_number] => 11231994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Memory system and method of controlling nonvolatile memory
[patent_app_type] => utility
[patent_app_number] => 16/299376
[patent_app_country] => US
[patent_app_date] => 2019-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7462
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16299376
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/299376 | Memory system and method of controlling nonvolatile memory | Mar 11, 2019 | Issued |
Array
(
[id] => 17699991
[patent_doc_number] => 11373723
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Encoder built-in self-test circuit applied in flash memory controller and associated method
[patent_app_type] => utility
[patent_app_number] => 16/278180
[patent_app_country] => US
[patent_app_date] => 2019-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2863
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16278180
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/278180 | Encoder built-in self-test circuit applied in flash memory controller and associated method | Feb 17, 2019 | Issued |
Array
(
[id] => 16280851
[patent_doc_number] => 10763896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Construction method for (n,n(n-1),n-1) permutation group code based on coset partition and codebook generator thereof
[patent_app_type] => utility
[patent_app_number] => 16/263947
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7329
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16263947
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/263947 | Construction method for (n,n(n-1),n-1) permutation group code based on coset partition and codebook generator thereof | Jan 30, 2019 | Issued |
Array
(
[id] => 17078633
[patent_doc_number] => 11115055
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-07
[patent_title] => Method and apparatus for encoding and decoding data in memory system
[patent_app_type] => utility
[patent_app_number] => 16/244944
[patent_app_country] => US
[patent_app_date] => 2019-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5805
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16244944
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/244944 | Method and apparatus for encoding and decoding data in memory system | Jan 9, 2019 | Issued |
Array
(
[id] => 16181266
[patent_doc_number] => 20200228235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => DATA RECOVERY IN UNRELIABLE PACKET NETWORKS
[patent_app_type] => utility
[patent_app_number] => 16/245100
[patent_app_country] => US
[patent_app_date] => 2019-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16245100
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/245100 | DATA RECOVERY IN UNRELIABLE PACKET NETWORKS | Jan 9, 2019 | Abandoned |
Array
(
[id] => 14585241
[patent_doc_number] => 20190220229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/244001
[patent_app_country] => US
[patent_app_date] => 2019-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9844
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16244001
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/244001 | Semiconductor device | Jan 8, 2019 | Issued |
Array
(
[id] => 15956753
[patent_doc_number] => 10666295
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-05-26
[patent_title] => Mitigation of error correction failure due to trapping sets
[patent_app_type] => utility
[patent_app_number] => 16/225272
[patent_app_country] => US
[patent_app_date] => 2018-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 10172
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16225272
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/225272 | Mitigation of error correction failure due to trapping sets | Dec 18, 2018 | Issued |
Array
(
[id] => 17977400
[patent_doc_number] => 11494260
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-08
[patent_title] => Memory with an error correction function and related memory system
[patent_app_type] => utility
[patent_app_number] => 16/223136
[patent_app_country] => US
[patent_app_date] => 2018-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3897
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16223136
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/223136 | Memory with an error correction function and related memory system | Dec 17, 2018 | Issued |
Array
(
[id] => 15464093
[patent_doc_number] => 20200044871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => METHOD AND APPARATUS FOR PUF GENERATOR CHARACTERIZATION
[patent_app_type] => utility
[patent_app_number] => 16/216824
[patent_app_country] => US
[patent_app_date] => 2018-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16047
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16216824
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/216824 | Method and apparatus for PUF generator characterization | Dec 10, 2018 | Issued |
Array
(
[id] => 14477785
[patent_doc_number] => 20190190545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => FLEXIBLE POLAR ENCODERS AND DECODERS
[patent_app_type] => utility
[patent_app_number] => 16/213452
[patent_app_country] => US
[patent_app_date] => 2018-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26899
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16213452
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/213452 | Flexible polar encoders and decoders | Dec 6, 2018 | Issued |