![](/images/general/no_picture/200_user.png)
Hanh N Nguyen
Examiner (ID: 8347, Phone: (571)272-2031 , Office: P/2834 )
Most Active Art Unit | 2834 |
Art Unit(s) | 2662, 2473, 2738, 2668, 2834, 2413, 2616, 2416, 2479 |
Total Applications | 3179 |
Issued Applications | 2551 |
Pending Applications | 159 |
Abandoned Applications | 469 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 14810261
[patent_doc_number] => 20190271740
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => NON-INTRUSIVE ON-CHIP DEBUGGER WITH REMOTE PROTOCOL SUPPORT
[patent_app_type] => utility
[patent_app_number] => 15/911178
[patent_app_country] => US
[patent_app_date] => 2018-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2862
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15911178
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/911178 | NON-INTRUSIVE ON-CHIP DEBUGGER WITH REMOTE PROTOCOL SUPPORT | Mar 4, 2018 | Abandoned |
Array
(
[id] => 14078921
[patent_doc_number] => 20190088348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => MEMORY TEST CONTROL FOR STACKED DDR MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/887695
[patent_app_country] => US
[patent_app_date] => 2018-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8046
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15887695
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/887695 | MEMORY TEST CONTROL FOR STACKED DDR MEMORY | Feb 1, 2018 | Abandoned |
Array
(
[id] => 15701075
[patent_doc_number] => 10606713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Using dual channel memory as single channel memory with command address recovery
[patent_app_type] => utility
[patent_app_number] => 15/860875
[patent_app_country] => US
[patent_app_date] => 2018-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 13613
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 313
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15860875
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/860875 | Using dual channel memory as single channel memory with command address recovery | Jan 2, 2018 | Issued |
Array
(
[id] => 13307719
[patent_doc_number] => 20180205396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-19
[patent_title] => PREPROGRAMMED DATA RECOVERY
[patent_app_type] => utility
[patent_app_number] => 15/846242
[patent_app_country] => US
[patent_app_date] => 2017-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8036
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15846242
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/846242 | Preprogrammed data recovery | Dec 18, 2017 | Issued |
Array
(
[id] => 13539537
[patent_doc_number] => 20180321315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => ON-CHIP SEQUENCE PROFILER
[patent_app_type] => utility
[patent_app_number] => 15/834274
[patent_app_country] => US
[patent_app_date] => 2017-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6762
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 311
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15834274
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/834274 | ON-CHIP SEQUENCE PROFILER | Dec 6, 2017 | Abandoned |
Array
(
[id] => 12825997
[patent_doc_number] => 20180167171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-14
[patent_title] => HARQ Feedback Scheme for 5G New Radio
[patent_app_type] => utility
[patent_app_number] => 15/834325
[patent_app_country] => US
[patent_app_date] => 2017-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4147
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15834325
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/834325 | HARQ Feedback Scheme for 5G New Radio | Dec 6, 2017 | Abandoned |
Array
(
[id] => 13542787
[patent_doc_number] => 20180322940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => MEMORY SYSTEM AND OPERATION METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/832205
[patent_app_country] => US
[patent_app_date] => 2017-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5589
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15832205
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/832205 | MEMORY SYSTEM AND OPERATION METHOD OF THE SAME | Dec 4, 2017 | Abandoned |
Array
(
[id] => 14352285
[patent_doc_number] => 20190158115
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => METHOD EMPLOYED IN LDPC DECODER AND THE DECODER
[patent_app_type] => utility
[patent_app_number] => 15/820391
[patent_app_country] => US
[patent_app_date] => 2017-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4494
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15820391
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/820391 | Method employed in LDPC decoder and the decoder | Nov 20, 2017 | Issued |
Array
(
[id] => 14033347
[patent_doc_number] => 10228419
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-12
[patent_title] => Apparatus, method, and system for testing IC chip
[patent_app_type] => utility
[patent_app_number] => 15/795085
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 51
[patent_no_of_words] => 36996
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 317
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795085
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795085 | Apparatus, method, and system for testing IC chip | Oct 25, 2017 | Issued |
Array
(
[id] => 12652314
[patent_doc_number] => 20180109269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-19
[patent_title] => ADJUSTED MIN-SUM DECODER
[patent_app_type] => utility
[patent_app_number] => 15/782807
[patent_app_country] => US
[patent_app_date] => 2017-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14830
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15782807
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/782807 | Adjusted min-sum decoder | Oct 11, 2017 | Issued |
Array
(
[id] => 12244063
[patent_doc_number] => 20180076927
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'WIRELESS RECEIVER AND WIRELESS TRANSMITTER'
[patent_app_type] => utility
[patent_app_number] => 15/691067
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 16680
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15691067
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/691067 | Wireless receiver and wireless transmitter | Aug 29, 2017 | Issued |
Array
(
[id] => 12004279
[patent_doc_number] => 20170308434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-26
[patent_title] => 'Partial Cloud Data Storage'
[patent_app_type] => utility
[patent_app_number] => 15/643993
[patent_app_country] => US
[patent_app_date] => 2017-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 20405
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15643993
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/643993 | Partial Cloud Data Storage | Jul 6, 2017 | Abandoned |
Array
(
[id] => 12992404
[patent_doc_number] => 20170346601
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-30
[patent_title] => DATA TRANSMISSION METHOD AND COMPUTING APPARATUS HAVING DATA TRANSMISSION FUNCTION
[patent_app_type] => utility
[patent_app_number] => 15/608147
[patent_app_country] => US
[patent_app_date] => 2017-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12471
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15608147
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/608147 | DATA TRANSMISSION METHOD AND COMPUTING APPARATUS HAVING DATA TRANSMISSION FUNCTION | May 29, 2017 | Abandoned |
Array
(
[id] => 13600057
[patent_doc_number] => 20180351577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => ITERATION-ADAPTIVE DECODING FOR NON-BINARY LDPC CODES
[patent_app_type] => utility
[patent_app_number] => 15/608174
[patent_app_country] => US
[patent_app_date] => 2017-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5996
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15608174
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/608174 | ITERATION-ADAPTIVE DECODING FOR NON-BINARY LDPC CODES | May 29, 2017 | Abandoned |
Array
(
[id] => 13710501
[patent_doc_number] => 20170366205
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => SYSTEMS AND METHODS FOR PIECE-WISE RATE MATCHING WHEN USING POLAR CODES
[patent_app_type] => utility
[patent_app_number] => 15/607591
[patent_app_country] => US
[patent_app_date] => 2017-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15607591
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/607591 | Systems and methods for piece-wise rate matching when using polar codes | May 28, 2017 | Issued |
Array
(
[id] => 13542713
[patent_doc_number] => 20180322903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => METHOD FOR PROVIDING ERROR DETECTION FOR A DISK DRIVE OF A SET TOP BOX
[patent_app_type] => utility
[patent_app_number] => 15/587899
[patent_app_country] => US
[patent_app_date] => 2017-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5557
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15587899
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/587899 | Method for providing error detection for a disk drive of a set top box | May 4, 2017 | Issued |
Array
(
[id] => 15705191
[patent_doc_number] => 10608790
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Data transmission with code block segmentation for 5G systems
[patent_app_type] => utility
[patent_app_number] => 15/586839
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 10309
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15586839
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/586839 | Data transmission with code block segmentation for 5G systems | May 3, 2017 | Issued |
Array
(
[id] => 13540655
[patent_doc_number] => 20180321874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => FLASH MANAGEMENT OPTIMIZATION FOR DATA UPDATE WITH SMALL BLOCK SIZES FOR WRITE AMPLIFICATION MITIGATION AND FAULT TOLERANCE ENHANCEMENT
[patent_app_type] => utility
[patent_app_number] => 15/585499
[patent_app_country] => US
[patent_app_date] => 2017-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8989
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15585499
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/585499 | FLASH MANAGEMENT OPTIMIZATION FOR DATA UPDATE WITH SMALL BLOCK SIZES FOR WRITE AMPLIFICATION MITIGATION AND FAULT TOLERANCE ENHANCEMENT | May 2, 2017 | Abandoned |
Array
(
[id] => 13290847
[patent_doc_number] => 10156610
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => On-chip sequence profiler
[patent_app_type] => utility
[patent_app_number] => 15/585203
[patent_app_country] => US
[patent_app_date] => 2017-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6762
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15585203
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/585203 | On-chip sequence profiler | May 2, 2017 | Issued |
Array
(
[id] => 12096103
[patent_doc_number] => 20170353195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-07
[patent_title] => 'METHODS AND APPARATUS TO DETERMINE AND APPLY POLARITY-BASED ERROR CORRECTION CODE'
[patent_app_type] => utility
[patent_app_number] => 15/480062
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 14113
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15480062
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/480062 | Methods and apparatus to determine and apply polarity-based error correction code | Apr 4, 2017 | Issued |