
Hannah J. Pak
Examiner (ID: 7389, Phone: (571)270-5456 , Office: P/1764 )
| Most Active Art Unit | 1764 |
| Art Unit(s) | 1796, 1764 |
| Total Applications | 1287 |
| Issued Applications | 948 |
| Pending Applications | 88 |
| Abandoned Applications | 275 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10752059
[patent_doc_number] => 20160098211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-07
[patent_title] => 'IMPLEMENTING ENHANCED PHASE CHANGE MEMORY (PCM) READ LATENCY THROUGH CODING'
[patent_app_type] => utility
[patent_app_number] => 14/505777
[patent_app_country] => US
[patent_app_date] => 2014-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3029
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14505777
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/505777 | IMPLEMENTING ENHANCED PHASE CHANGE MEMORY (PCM) READ LATENCY THROUGH CODING | Oct 2, 2014 | Abandoned |
Array
(
[id] => 11206988
[patent_doc_number] => 09436615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-06
[patent_title] => 'Optimistic data read'
[patent_app_type] => utility
[patent_app_number] => 14/506124
[patent_app_country] => US
[patent_app_date] => 2014-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 14833
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14506124
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/506124 | Optimistic data read | Oct 2, 2014 | Issued |
Array
(
[id] => 11563697
[patent_doc_number] => 09626286
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-18
[patent_title] => 'Hardware and firmware paths for performing memory read processes'
[patent_app_type] => utility
[patent_app_number] => 14/506067
[patent_app_country] => US
[patent_app_date] => 2014-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 16526
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14506067
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/506067 | Hardware and firmware paths for performing memory read processes | Oct 2, 2014 | Issued |
Array
(
[id] => 11193157
[patent_doc_number] => 09423971
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-23
[patent_title] => 'Method and system for adaptively assigning logical block address read counters using a tree structure'
[patent_app_type] => utility
[patent_app_number] => 14/506147
[patent_app_country] => US
[patent_app_date] => 2014-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7920
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14506147
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/506147 | Method and system for adaptively assigning logical block address read counters using a tree structure | Oct 2, 2014 | Issued |
Array
(
[id] => 9814464
[patent_doc_number] => 20150026409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-22
[patent_title] => 'DEFERRED RE-MRU OPERATIONS TO REDUCE LOCK CONTENTION'
[patent_app_type] => utility
[patent_app_number] => 14/505326
[patent_app_country] => US
[patent_app_date] => 2014-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5122
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14505326
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/505326 | Deferred RE-MRU operations to reduce lock contention | Oct 1, 2014 | Issued |
Array
(
[id] => 9903359
[patent_doc_number] => 20150058559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'NETWORK STORAGE SYSTEMS HAVING CLUSTERED RAIDS FOR IMPROVED REDUNDANCY AND LOAD BALANCING'
[patent_app_type] => utility
[patent_app_number] => 14/480273
[patent_app_country] => US
[patent_app_date] => 2014-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7344
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14480273
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/480273 | Network storage systems having clustered raids for improved redundancy and load balancing | Sep 7, 2014 | Issued |
Array
(
[id] => 10544272
[patent_doc_number] => 09269404
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-02-23
[patent_title] => 'Semiconductor package on package memory channels with arbitration for shared calibration resources'
[patent_app_type] => utility
[patent_app_number] => 14/454622
[patent_app_country] => US
[patent_app_date] => 2014-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5177
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14454622
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/454622 | Semiconductor package on package memory channels with arbitration for shared calibration resources | Aug 6, 2014 | Issued |
Array
(
[id] => 11686550
[patent_doc_number] => 09684597
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-06-20
[patent_title] => 'Distributed cache coherent shared memory controller integrated with a protocol offload network interface card'
[patent_app_type] => utility
[patent_app_number] => 14/454564
[patent_app_country] => US
[patent_app_date] => 2014-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6662
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 342
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14454564
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/454564 | Distributed cache coherent shared memory controller integrated with a protocol offload network interface card | Aug 6, 2014 | Issued |
Array
(
[id] => 12312234
[patent_doc_number] => 09940458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-10
[patent_title] => Flag based threat detection
[patent_app_type] => utility
[patent_app_number] => 14/454326
[patent_app_country] => US
[patent_app_date] => 2014-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8245
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14454326
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/454326 | Flag based threat detection | Aug 6, 2014 | Issued |
Array
(
[id] => 11904093
[patent_doc_number] => 09773532
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-26
[patent_title] => 'Updating a refresh period and an update period in a wideio device stacked on a system on a chip'
[patent_app_type] => utility
[patent_app_number] => 14/895193
[patent_app_country] => US
[patent_app_date] => 2014-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 30
[patent_no_of_words] => 10604
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14895193
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/895193 | Updating a refresh period and an update period in a wideio device stacked on a system on a chip | Jul 31, 2014 | Issued |
Array
(
[id] => 11790995
[patent_doc_number] => 09400618
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-26
[patent_title] => 'Real page migration in a storage system comprising a plurality of flash packages'
[patent_app_type] => utility
[patent_app_number] => 14/445442
[patent_app_country] => US
[patent_app_date] => 2014-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 37
[patent_no_of_words] => 31541
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14445442
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/445442 | Real page migration in a storage system comprising a plurality of flash packages | Jul 28, 2014 | Issued |
Array
(
[id] => 10927987
[patent_doc_number] => 20140331008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-06
[patent_title] => 'CONTROLLING METHODS OF STORAGE CONTROL DEVICE AND VIRTUAL VOLUMES'
[patent_app_type] => utility
[patent_app_number] => 14/333643
[patent_app_country] => US
[patent_app_date] => 2014-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 14147
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14333643
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/333643 | CONTROLLING METHODS OF STORAGE CONTROL DEVICE AND VIRTUAL VOLUMES | Jul 16, 2014 | Abandoned |
Array
(
[id] => 10922152
[patent_doc_number] => 20140325172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-30
[patent_title] => 'Selective Data Storage in LSB and MSB Pages'
[patent_app_type] => utility
[patent_app_number] => 14/330234
[patent_app_country] => US
[patent_app_date] => 2014-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5519
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14330234
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/330234 | Selective data storage in LSB and MSB pages | Jul 13, 2014 | Issued |
Array
(
[id] => 10530244
[patent_doc_number] => 09256377
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-09
[patent_title] => 'Consistent distributed storage communication protocol semantics in a clustered storage system'
[patent_app_type] => utility
[patent_app_number] => 14/289296
[patent_app_country] => US
[patent_app_date] => 2014-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5461
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14289296
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/289296 | Consistent distributed storage communication protocol semantics in a clustered storage system | May 27, 2014 | Issued |
Array
(
[id] => 10860661
[patent_doc_number] => 08886877
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-11-11
[patent_title] => 'In-situ block folding for nonvolatile memory'
[patent_app_type] => utility
[patent_app_number] => 14/278747
[patent_app_country] => US
[patent_app_date] => 2014-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 31
[patent_no_of_words] => 10841
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14278747
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/278747 | In-situ block folding for nonvolatile memory | May 14, 2014 | Issued |
Array
(
[id] => 11445075
[patent_doc_number] => 20170046096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'STRUCTURING PAGE IMAGES IN A MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/305389
[patent_app_country] => US
[patent_app_date] => 2014-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7529
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15305389
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/305389 | STRUCTURING PAGE IMAGES IN A MEMORY | Apr 23, 2014 | Abandoned |
Array
(
[id] => 9834451
[patent_doc_number] => 08943285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-27
[patent_title] => 'Methods for migrating data in a server that remains substantially available for use during such migration'
[patent_app_type] => utility
[patent_app_number] => 14/251738
[patent_app_country] => US
[patent_app_date] => 2014-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4222
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14251738
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/251738 | Methods for migrating data in a server that remains substantially available for use during such migration | Apr 13, 2014 | Issued |
Array
(
[id] => 9998948
[patent_doc_number] => 09043564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Memory system with fixed and variable pointers'
[patent_app_type] => utility
[patent_app_number] => 14/226510
[patent_app_country] => US
[patent_app_date] => 2014-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 14545
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14226510
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/226510 | Memory system with fixed and variable pointers | Mar 25, 2014 | Issued |
Array
(
[id] => 9998948
[patent_doc_number] => 09043564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Memory system with fixed and variable pointers'
[patent_app_type] => utility
[patent_app_number] => 14/226510
[patent_app_country] => US
[patent_app_date] => 2014-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 14545
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14226510
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/226510 | Memory system with fixed and variable pointers | Mar 25, 2014 | Issued |
Array
(
[id] => 9998948
[patent_doc_number] => 09043564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Memory system with fixed and variable pointers'
[patent_app_type] => utility
[patent_app_number] => 14/226510
[patent_app_country] => US
[patent_app_date] => 2014-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 14545
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14226510
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/226510 | Memory system with fixed and variable pointers | Mar 25, 2014 | Issued |