
Harry Chong Hyun Kim
Examiner (ID: 5257)
| Art Unit(s) | 3509, 3626, 3501, 3629, IPLA, 3902 |
| Total Applications | 3029 |
| Issued Applications | 800 |
| Pending Applications | 1737 |
| Abandoned Applications | 68 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18898697
[patent_doc_number] => 20240014182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => BACKLIGHT MODULE AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/419854
[patent_app_country] => US
[patent_app_date] => 2021-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17419854
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/419854 | BACKLIGHT MODULE AND DISPLAY DEVICE | May 11, 2021 | Pending |
Array
(
[id] => 19294731
[patent_doc_number] => 12034097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Light emitting device and fabricating method thereof
[patent_app_type] => utility
[patent_app_number] => 17/315855
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 31
[patent_no_of_words] => 9290
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17315855
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/315855 | Light emitting device and fabricating method thereof | May 9, 2021 | Issued |
Array
(
[id] => 18317676
[patent_doc_number] => 11631762
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-04-18
[patent_title] => Planar MOSFET with reduced sensitivity of JFET resistance to process variation
[patent_app_type] => utility
[patent_app_number] => 17/315608
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 4703
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 374
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17315608
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/315608 | Planar MOSFET with reduced sensitivity of JFET resistance to process variation | May 9, 2021 | Issued |
Array
(
[id] => 17933558
[patent_doc_number] => 20220328684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => LATERAL DIFFUSION METAL OXIDE SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/314069
[patent_app_country] => US
[patent_app_date] => 2021-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3784
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17314069
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/314069 | Lateral diffusion metal oxide semiconductor device and method for fabricating the same | May 6, 2021 | Issued |
Array
(
[id] => 17025484
[patent_doc_number] => 20210249356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/243504
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7473
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17243504
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/243504 | Electronic device | Apr 27, 2021 | Issued |
Array
(
[id] => 19928302
[patent_doc_number] => 12302613
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Manufacture of robust, high-performance devices
[patent_app_type] => utility
[patent_app_number] => 17/242650
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 51
[patent_no_of_words] => 2293
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17242650
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/242650 | Manufacture of robust, high-performance devices | Apr 27, 2021 | Issued |
Array
(
[id] => 17901240
[patent_doc_number] => 20220310902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => MAGNETORESISTIVE RANDOM ACCESS MEMORY STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/242322
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3720
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17242322
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/242322 | Magnetoresistive random access memory structure | Apr 27, 2021 | Issued |
Array
(
[id] => 17025498
[patent_doc_number] => 20210249370
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => ANTENNA PACKAGE STRUCTURE AND ANTENNA PACKAGING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/243370
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3719
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17243370
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/243370 | Antenna package structure and antenna packaging method | Apr 27, 2021 | Issued |
Array
(
[id] => 18967564
[patent_doc_number] => 11901346
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Display device including a plurality of lines to apply driving voltage to pixels
[patent_app_type] => utility
[patent_app_number] => 17/242132
[patent_app_country] => US
[patent_app_date] => 2021-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 22551
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17242132
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/242132 | Display device including a plurality of lines to apply driving voltage to pixels | Apr 26, 2021 | Issued |
Array
(
[id] => 17963872
[patent_doc_number] => 20220344453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => SELF-ALIGNED TRENCH MOSFET
[patent_app_type] => utility
[patent_app_number] => 17/238504
[patent_app_country] => US
[patent_app_date] => 2021-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4237
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17238504
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/238504 | Self-aligned trench MOSFET | Apr 22, 2021 | Issued |
Array
(
[id] => 19138163
[patent_doc_number] => 11973139
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-30
[patent_title] => Laterally diffused MOSFET with low Rsp*Qg product
[patent_app_type] => utility
[patent_app_number] => 17/302060
[patent_app_country] => US
[patent_app_date] => 2021-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 8335
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17302060
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/302060 | Laterally diffused MOSFET with low Rsp*Qg product | Apr 21, 2021 | Issued |
Array
(
[id] => 18563168
[patent_doc_number] => 11728423
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Integrated planar-trench gate power MOSFET
[patent_app_type] => utility
[patent_app_number] => 17/237461
[patent_app_country] => US
[patent_app_date] => 2021-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 4568
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17237461
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/237461 | Integrated planar-trench gate power MOSFET | Apr 21, 2021 | Issued |
Array
(
[id] => 19928301
[patent_doc_number] => 12302612
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => And manufacture of robust, high-performance devices
[patent_app_type] => utility
[patent_app_number] => 17/231301
[patent_app_country] => US
[patent_app_date] => 2021-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 51
[patent_no_of_words] => 2296
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17231301
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/231301 | And manufacture of robust, high-performance devices | Apr 14, 2021 | Issued |
Array
(
[id] => 18317656
[patent_doc_number] => 11631742
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-18
[patent_title] => Semiconductor structure and method for forming same
[patent_app_type] => utility
[patent_app_number] => 17/229183
[patent_app_country] => US
[patent_app_date] => 2021-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 7298
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17229183
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/229183 | Semiconductor structure and method for forming same | Apr 12, 2021 | Issued |
Array
(
[id] => 17901177
[patent_doc_number] => 20220310839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/227392
[patent_app_country] => US
[patent_app_date] => 2021-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5909
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17227392
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/227392 | Semiconductor device | Apr 11, 2021 | Issued |
Array
(
[id] => 17833853
[patent_doc_number] => 20220271157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => LDMOS AND FABRICATING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/224108
[patent_app_country] => US
[patent_app_date] => 2021-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3743
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17224108
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/224108 | LDMOS and fabricating method of the same | Apr 5, 2021 | Issued |
Array
(
[id] => 16981549
[patent_doc_number] => 20210225786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => Integrated Devices in Semiconductor Packages and Methods of Forming Same
[patent_app_type] => utility
[patent_app_number] => 17/222249
[patent_app_country] => US
[patent_app_date] => 2021-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11957
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17222249
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/222249 | Integrated devices in semiconductor packages and methods of forming same | Apr 4, 2021 | Issued |
Array
(
[id] => 18366155
[patent_doc_number] => 20230147746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => SILICON CARBIDE JUNCTION FIELD EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 17/913673
[patent_app_country] => US
[patent_app_date] => 2021-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17913673
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/913673 | Silicon carbide junction field effect transistors | Mar 24, 2021 | Issued |
Array
(
[id] => 18950925
[patent_doc_number] => 11894231
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-06
[patent_title] => Semiconductor fabrication method and structure using multiple sacrificial layers to form sidewall spacers
[patent_app_type] => utility
[patent_app_number] => 17/208511
[patent_app_country] => US
[patent_app_date] => 2021-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 5382
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 374
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17208511
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/208511 | Semiconductor fabrication method and structure using multiple sacrificial layers to form sidewall spacers | Mar 21, 2021 | Issued |
Array
(
[id] => 16936943
[patent_doc_number] => 20210202832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/204937
[patent_app_country] => US
[patent_app_date] => 2021-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4015
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17204937
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/204937 | Semiconductor device and manufacturing method thereof | Mar 17, 2021 | Issued |