
Helen Lee Pezzuto
Examiner (ID: 6177)
| Most Active Art Unit | 1713 |
| Art Unit(s) | 1501, 1771, 1504, 1713, 1762, 1796, 1314 |
| Total Applications | 1545 |
| Issued Applications | 1137 |
| Pending Applications | 75 |
| Abandoned Applications | 333 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17557963
[patent_doc_number] => 11314667
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-04-26
[patent_title] => Real-time processing system synchronization in a control system
[patent_app_type] => utility
[patent_app_number] => 17/128725
[patent_app_country] => US
[patent_app_date] => 2020-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5146
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17128725
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/128725 | Real-time processing system synchronization in a control system | Dec 20, 2020 | Issued |
Array
(
[id] => 17557963
[patent_doc_number] => 11314667
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-04-26
[patent_title] => Real-time processing system synchronization in a control system
[patent_app_type] => utility
[patent_app_number] => 17/128725
[patent_app_country] => US
[patent_app_date] => 2020-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5146
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17128725
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/128725 | Real-time processing system synchronization in a control system | Dec 20, 2020 | Issued |
Array
(
[id] => 17557963
[patent_doc_number] => 11314667
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-04-26
[patent_title] => Real-time processing system synchronization in a control system
[patent_app_type] => utility
[patent_app_number] => 17/128725
[patent_app_country] => US
[patent_app_date] => 2020-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5146
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17128725
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/128725 | Real-time processing system synchronization in a control system | Dec 20, 2020 | Issued |
Array
(
[id] => 17528722
[patent_doc_number] => 11301410
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-04-12
[patent_title] => Tags for request packets on a network communication link
[patent_app_type] => utility
[patent_app_number] => 17/120208
[patent_app_country] => US
[patent_app_date] => 2020-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 12273
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17120208
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/120208 | Tags for request packets on a network communication link | Dec 12, 2020 | Issued |
Array
(
[id] => 17379816
[patent_doc_number] => 11237832
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Module with a serialization unit and improved compatibility with deserialization units of different series
[patent_app_type] => utility
[patent_app_number] => 17/105861
[patent_app_country] => US
[patent_app_date] => 2020-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4298
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17105861
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/105861 | Module with a serialization unit and improved compatibility with deserialization units of different series | Nov 26, 2020 | Issued |
Array
(
[id] => 17114168
[patent_doc_number] => 20210294765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => METHOD AND SYSTEM FOR CONTROLLING DATA RESPONSE WITH AID OF ATTRIBUTE OF TRANSACTION IDENTIFIER
[patent_app_type] => utility
[patent_app_number] => 17/105467
[patent_app_country] => US
[patent_app_date] => 2020-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5064
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17105467
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/105467 | Method and system for controlling data response with aid of attribute of transaction identifier | Nov 24, 2020 | Issued |
Array
(
[id] => 18607859
[patent_doc_number] => 11749335
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Host and its memory module and memory controller
[patent_app_type] => utility
[patent_app_number] => 17/087638
[patent_app_country] => US
[patent_app_date] => 2020-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4550
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17087638
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/087638 | Host and its memory module and memory controller | Nov 2, 2020 | Issued |
Array
(
[id] => 17744318
[patent_doc_number] => 11392385
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-19
[patent_title] => System and method for auto-recovery in lockstep processors
[patent_app_type] => utility
[patent_app_number] => 17/075493
[patent_app_country] => US
[patent_app_date] => 2020-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8668
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17075493
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/075493 | System and method for auto-recovery in lockstep processors | Oct 19, 2020 | Issued |
Array
(
[id] => 16659293
[patent_doc_number] => 20210055930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => MESSAGE BASED GENERAL REGISTER FILE ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 17/073744
[patent_app_country] => US
[patent_app_date] => 2020-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26708
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17073744
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/073744 | Message based general register file assembly | Oct 18, 2020 | Issued |
Array
(
[id] => 18119232
[patent_doc_number] => 11550626
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Information processing apparatus, job scheduling method, and non-transitory computer-readable storage medium
[patent_app_type] => utility
[patent_app_number] => 17/073489
[patent_app_country] => US
[patent_app_date] => 2020-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 34
[patent_no_of_words] => 10612
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17073489
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/073489 | Information processing apparatus, job scheduling method, and non-transitory computer-readable storage medium | Oct 18, 2020 | Issued |
Array
(
[id] => 19443418
[patent_doc_number] => 12093689
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Shared data fabric processing client reset system and method
[patent_app_type] => utility
[patent_app_number] => 17/032301
[patent_app_country] => US
[patent_app_date] => 2020-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4935
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17032301
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/032301 | Shared data fabric processing client reset system and method | Sep 24, 2020 | Issued |
Array
(
[id] => 17507425
[patent_doc_number] => 20220100528
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => VERTICAL AND HORIZONTAL BROADCAST OF SHARED OPERANDS
[patent_app_type] => utility
[patent_app_number] => 17/032307
[patent_app_country] => US
[patent_app_date] => 2020-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4139
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17032307
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/032307 | Vertical and horizontal broadcast of shared operands | Sep 24, 2020 | Issued |
Array
(
[id] => 16764176
[patent_doc_number] => 20210109757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-15
[patent_title] => DETERMINISTIC EXECUTION REPLAY FOR MULTICORE SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/021206
[patent_app_country] => US
[patent_app_date] => 2020-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18895
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17021206
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/021206 | Deterministic execution replay for multicore systems | Sep 14, 2020 | Issued |
Array
(
[id] => 17223416
[patent_doc_number] => 11175917
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-16
[patent_title] => Buffer for replayed loads in parallel with reservation station for rapid rescheduling
[patent_app_type] => utility
[patent_app_number] => 17/018875
[patent_app_country] => US
[patent_app_date] => 2020-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 14953
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17018875
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/018875 | Buffer for replayed loads in parallel with reservation station for rapid rescheduling | Sep 10, 2020 | Issued |
Array
(
[id] => 16690680
[patent_doc_number] => 20210073158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => METHODS AND APPARATUS FOR NETWORK INTERFACE FABRIC SEND/RECEIVE OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 17/016228
[patent_app_country] => US
[patent_app_date] => 2020-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17016228
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/016228 | Methods and apparatus for network interface fabric send/receive operations | Sep 8, 2020 | Issued |
Array
(
[id] => 17977471
[patent_doc_number] => 11494331
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-08
[patent_title] => Reconfigurable processor circuit architecture
[patent_app_type] => utility
[patent_app_number] => 17/015973
[patent_app_country] => US
[patent_app_date] => 2020-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 56
[patent_figures_cnt] => 77
[patent_no_of_words] => 53660
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17015973
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/015973 | Reconfigurable processor circuit architecture | Sep 8, 2020 | Issued |
Array
(
[id] => 17462441
[patent_doc_number] => 20220075746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => INTERCONNECTED SYSTEMS FENCE MECHANISM
[patent_app_type] => utility
[patent_app_number] => 17/014023
[patent_app_country] => US
[patent_app_date] => 2020-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17014023
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/014023 | Interconnected systems fence mechanism | Sep 7, 2020 | Issued |
Array
(
[id] => 17409041
[patent_doc_number] => 11249926
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-02-15
[patent_title] => Host state monitoring by a peripheral device
[patent_app_type] => utility
[patent_app_number] => 17/011432
[patent_app_country] => US
[patent_app_date] => 2020-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 8104
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17011432
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/011432 | Host state monitoring by a peripheral device | Sep 2, 2020 | Issued |
Array
(
[id] => 16714194
[patent_doc_number] => 20210081341
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => INTEGRATED CIRCUIT, BUS SYSTEM AND SCHEDULING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/010401
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8965
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010401
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/010401 | Integrated circuit, bus system and scheduling method | Sep 1, 2020 | Issued |
Array
(
[id] => 16659414
[patent_doc_number] => 20210056051
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => APPARATUS AND METHOD FOR MEMORY MANAGEMENT IN A GRAPHICS PROCESSING ENVIRONMENT
[patent_app_type] => utility
[patent_app_number] => 17/008991
[patent_app_country] => US
[patent_app_date] => 2020-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 33298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17008991
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/008991 | Apparatus and method for memory management in a graphics processing environment | Aug 31, 2020 | Issued |