Helen Sneed

Array ( [id] => 1006002 [patent_doc_number] => 06906384 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-14 [patent_title] => 'Semiconductor device having one of patterned SOI and SON structure' [patent_app_type] => utility [patent_app_number] => 10/096655 [patent_app_country] => US [patent_app_date] => 2002-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 27 [patent_no_of_words] => 8676 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/906/06906384.pdf [firstpage_image] =>[orig_patent_app_number] => 10096655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5968502 [patent_doc_number] => 20020090771 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-11 [patent_title] => 'Self-align offset gate structure and method of manufacture' [patent_app_type] => new [patent_app_number] => 10/098842 [patent_app_country] => US [patent_app_date] => 2002-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2444 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20020090771.pdf [firstpage_image] =>[orig_patent_app_number] => 10098842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6845361 [patent_doc_number] => 20030164528 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-04 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING HETERO GRAIN STACK GATE' [patent_app_type] => new [patent_app_number] => 10/086565 [patent_app_country] => US [patent_app_date] => 2002-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4705 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20030164528.pdf [firstpage_image] =>[orig_patent_app_number] => 10086565 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6506576 [patent_doc_number] => 20020135020 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-26 [patent_title] => 'Process for manufacturing an isolated-gate transistor with an architecture of the substrate-on-insulator type, and corresponding transistor' [patent_app_type] => new [patent_app_number] => 10/084255 [patent_app_country] => US [patent_app_date] => 2002-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1956 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20020135020.pdf [firstpage_image] =>[orig_patent_app_number] => 10084255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5964604 [patent_doc_number] => 20020089037 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-11 [patent_title] => 'Semiconductor memory device and method for manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/076238 [patent_app_country] => US [patent_app_date] => 2002-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5911 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0089/20020089037.pdf [firstpage_image] =>[orig_patent_app_number] => 10076238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6506336 [patent_doc_number] => 20020134998 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-26 [patent_title] => 'Semiconductor devices and their peripheral termination' [patent_app_type] => new [patent_app_number] => 10/067205 [patent_app_country] => US [patent_app_date] => 2002-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6482 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20020134998.pdf [firstpage_image] =>[orig_patent_app_number] => 10067205 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1390491 [patent_doc_number] => 06552360 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-22 [patent_title] => 'Method and circuit layout for reducing post chemical mechanical polishing defect count' [patent_app_type] => B1 [patent_app_number] => 10/054985 [patent_app_country] => US [patent_app_date] => 2002-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 2698 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/552/06552360.pdf [firstpage_image] =>[orig_patent_app_number] => 10054985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6075966 [patent_doc_number] => 20020079516 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-27 [patent_title] => 'Cross-coupled transistor pair' [patent_app_type] => new [patent_app_number] => 10/008705 [patent_app_country] => US [patent_app_date] => 2001-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5563 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20020079516.pdf [firstpage_image] =>[orig_patent_app_number] => 10008705 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6405675 [patent_doc_number] => 20020037598 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-28 [patent_title] => 'High frequency, low cost package for semiconductor devices' [patent_app_type] => new [patent_app_number] => 09/998241 [patent_app_country] => US [patent_app_date] => 2001-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 6580 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20020037598.pdf [firstpage_image] =>[orig_patent_app_number] => 09998241 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5782802 [patent_doc_number] => 20020158280 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-31 [patent_title] => 'Semiconductor memory device and fabrication method therefor' [patent_app_type] => new [patent_app_number] => 09/995836 [patent_app_country] => US [patent_app_date] => 2001-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 7478 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20020158280.pdf [firstpage_image] =>[orig_patent_app_number] => 09995836 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6153844 [patent_doc_number] => 20020145165 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-10 [patent_title] => 'Semiconductor device having electrostatic discharge protector and fabricating method thereof' [patent_app_type] => new [patent_app_number] => 09/988756 [patent_app_country] => US [patent_app_date] => 2001-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5104 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20020145165.pdf [firstpage_image] =>[orig_patent_app_number] => 09988756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6790100 [patent_doc_number] => 20030085444 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-08 [patent_title] => 'Structure and method for forming a faceted opening and a layer filling therein' [patent_app_type] => new [patent_app_number] => 10/007295 [patent_app_country] => US [patent_app_date] => 2001-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2478 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20030085444.pdf [firstpage_image] =>[orig_patent_app_number] => 10007295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1068703 [patent_doc_number] => 06844229 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-18 [patent_title] => 'Method of manufacturing semiconductor device having storage electrode of capacitor' [patent_app_type] => utility [patent_app_number] => 09/999150 [patent_app_country] => US [patent_app_date] => 2001-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2867 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/844/06844229.pdf [firstpage_image] =>[orig_patent_app_number] => 09999150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6475861 [patent_doc_number] => 20020024082 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-28 [patent_title] => 'Semiconductor memory and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 09/984036 [patent_app_country] => US [patent_app_date] => 2001-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5963 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20020024082.pdf [firstpage_image] =>[orig_patent_app_number] => 09984036 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1005904 [patent_doc_number] => 06906350 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-14 [patent_title] => 'Delta doped silicon carbide metal-semiconductor field effect transistors having a gate disposed in a double recess structure' [patent_app_type] => utility [patent_app_number] => 10/136456 [patent_app_country] => US [patent_app_date] => 2001-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 6878 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/906/06906350.pdf [firstpage_image] =>[orig_patent_app_number] => 10136456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1600517 [patent_doc_number] => 06475908 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'Dual metal gate process: metals and their silicides' [patent_app_type] => B1 [patent_app_number] => 09/981415 [patent_app_country] => US [patent_app_date] => 2001-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 3758 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/475/06475908.pdf [firstpage_image] =>[orig_patent_app_number] => 09981415 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7310054 [patent_doc_number] => 20040031964 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-19 [patent_title] => 'Transistor and display comprising it' [patent_app_type] => new [patent_app_number] => 10/398376 [patent_app_country] => US [patent_app_date] => 2003-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7511 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20040031964.pdf [firstpage_image] =>[orig_patent_app_number] => 10398376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1270319 [patent_doc_number] => 06653225 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-25 [patent_title] => 'Method for forming gate electrode structure with improved profile and gate electrode structure therefor' [patent_app_type] => B2 [patent_app_number] => 09/970536 [patent_app_country] => US [patent_app_date] => 2001-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 1876 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/653/06653225.pdf [firstpage_image] =>[orig_patent_app_number] => 09970536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6781110 [patent_doc_number] => 20030062557 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-03 [patent_title] => 'Method for forming inside nitride spacer for deep trench device dram cell' [patent_app_type] => new [patent_app_number] => 09/967226 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2030 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0062/20030062557.pdf [firstpage_image] =>[orig_patent_app_number] => 09967226 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1140730 [patent_doc_number] => 06781153 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-24 [patent_title] => 'Contact between element to be driven and thin film transistor for supplying power to element to be driven' [patent_app_type] => B2 [patent_app_number] => 09/966445 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 26 [patent_no_of_words] => 13001 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781153.pdf [firstpage_image] =>[orig_patent_app_number] => 09966445 [rel_patent_id] =>[rel_patent_doc_number] =>)