Henry J. Recla

Array ( [id] => 8652996 [patent_doc_number] => 08372742 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-12 [patent_title] => 'Method, system, and apparatus for adjusting local and global pattern density of an integrated circuit design' [patent_app_type] => utility [patent_app_number] => 12/712665 [patent_app_country] => US [patent_app_date] => 2010-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7189 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12712665 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8846750 [patent_doc_number] => 08455936 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-04 [patent_title] => 'Configurable memory sheet and package assembly' [patent_app_type] => utility [patent_app_number] => 12/712554 [patent_app_country] => US [patent_app_date] => 2010-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8048 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12712554 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6507274 [patent_doc_number] => 20100219446 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-02 [patent_title] => 'HIGH SPEED IGBT' [patent_app_type] => utility [patent_app_number] => 12/712583 [patent_app_country] => US [patent_app_date] => 2010-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 11194 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0219/20100219446.pdf [firstpage_image] =>[orig_patent_app_number] => 12712583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6153731 [patent_doc_number] => 20110156232 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-30 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE, SEMICONDUCTOR PACKAGE AND SYSTEM HAVING STACK-STRUCTURED SEMICONDUCTOR CHIPS' [patent_app_type] => utility [patent_app_number] => 12/712284 [patent_app_country] => US [patent_app_date] => 2010-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 16997 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20110156232.pdf [firstpage_image] =>[orig_patent_app_number] => 12712284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6042412 [patent_doc_number] => 20110204489 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-25 [patent_title] => 'SILICON SUBSTRATE HAVING NANOSTRUCTURES AND METHOD FOR PRODUCING THE SAME AND APPLICATION THEREOF' [patent_app_type] => utility [patent_app_number] => 12/713094 [patent_app_country] => US [patent_app_date] => 2010-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2945 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0204/20110204489.pdf [firstpage_image] =>[orig_patent_app_number] => 12713094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8340028 [patent_doc_number] => 08241952 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-14 [patent_title] => 'Semiconductor device and method of forming IPD in fan-out level chip scale package' [patent_app_type] => utility [patent_app_number] => 12/713018 [patent_app_country] => US [patent_app_date] => 2010-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 22 [patent_no_of_words] => 6468 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12713018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9255211 [patent_doc_number] => 08618630 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-31 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 13/203199 [patent_app_country] => US [patent_app_date] => 2010-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 33 [patent_no_of_words] => 11325 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13203199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8146609 [patent_doc_number] => 08163618 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-24 [patent_title] => 'Power MOSFET device structure for high frequency applications' [patent_app_type] => utility [patent_app_number] => 12/658450 [patent_app_country] => US [patent_app_date] => 2010-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 41 [patent_no_of_words] => 5495 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/163/08163618.pdf [firstpage_image] =>[orig_patent_app_number] => 12658450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6549063 [patent_doc_number] => 20100127322 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-27 [patent_title] => 'VERTICAL TRENCH GATE TRANSISTOR SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/694897 [patent_app_country] => US [patent_app_date] => 2010-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 15705 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0127/20100127322.pdf [firstpage_image] =>[orig_patent_app_number] => 12694897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8017053 [patent_doc_number] => 08138029 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-20 [patent_title] => 'Structure and method having asymmetrical junction or reverse halo profile for semiconductor on insulator (SOI) metal oxide semiconductor field effect transistor (MOSFET)' [patent_app_type] => utility [patent_app_number] => 12/686402 [patent_app_country] => US [patent_app_date] => 2010-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 10020 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/138/08138029.pdf [firstpage_image] =>[orig_patent_app_number] => 12686402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6327662 [patent_doc_number] => 20100327343 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'BOND PAD WITH INTEGRATED TRANSIENT OVER-VOLTAGE PROTECTION' [patent_app_type] => utility [patent_app_number] => 12/686003 [patent_app_country] => US [patent_app_date] => 2010-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 7856 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0327/20100327343.pdf [firstpage_image] =>[orig_patent_app_number] => 12686003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8470340 [patent_doc_number] => 08299519 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-30 [patent_title] => 'Read transistor for single poly non-volatile memory using body contacted SOI device' [patent_app_type] => utility [patent_app_number] => 12/685335 [patent_app_country] => US [patent_app_date] => 2010-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3548 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12685335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7775437 [patent_doc_number] => 08120071 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-21 [patent_title] => 'MEMFET RAM' [patent_app_type] => utility [patent_app_number] => 12/685494 [patent_app_country] => US [patent_app_date] => 2010-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6937 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/120/08120071.pdf [firstpage_image] =>[orig_patent_app_number] => 12685494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9662985 [patent_doc_number] => 08809969 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-08-19 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/650957 [patent_app_country] => US [patent_app_date] => 2009-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 22 [patent_no_of_words] => 10809 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12650957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8797412 [patent_doc_number] => 08436281 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-05-07 [patent_title] => 'Food heaters with removable rollers' [patent_app_type] => utility [patent_app_number] => 12/650181 [patent_app_country] => US [patent_app_date] => 2009-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 4351 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12650181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6457865 [patent_doc_number] => 20100090287 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-15 [patent_title] => 'ELECTRONIC DEVICE WITH A GATE ELECTRODE HAVING AT LEAST TWO PORTIONS' [patent_app_type] => utility [patent_app_number] => 12/639394 [patent_app_country] => US [patent_app_date] => 2009-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4196 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20100090287.pdf [firstpage_image] =>[orig_patent_app_number] => 12639394 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8592318 [patent_doc_number] => 08350194 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-08 [patent_title] => 'Cooking apparatus and heating device including working coils thereof' [patent_app_type] => utility [patent_app_number] => 12/654308 [patent_app_country] => US [patent_app_date] => 2009-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3659 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12654308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6470376 [patent_doc_number] => 20100091574 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-15 [patent_title] => 'ONE-TRANSISTOR COMPOSITE-GATE MEMORY' [patent_app_type] => utility [patent_app_number] => 12/637989 [patent_app_country] => US [patent_app_date] => 2009-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3741 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20100091574.pdf [firstpage_image] =>[orig_patent_app_number] => 12637989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6208375 [patent_doc_number] => 20110133298 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-09 [patent_title] => 'Spin-Transfer Switching Magnetic Element Utilizing a Composite Free Layer Comprising a Superparamagnetic Layer' [patent_app_type] => utility [patent_app_number] => 12/632952 [patent_app_country] => US [patent_app_date] => 2009-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4242 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20110133298.pdf [firstpage_image] =>[orig_patent_app_number] => 12632952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8846155 [patent_doc_number] => 08455334 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-04 [patent_title] => 'Planar and nanowire field effect transistors' [patent_app_type] => utility [patent_app_number] => 12/631342 [patent_app_country] => US [patent_app_date] => 2009-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 3110 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12631342 [rel_patent_id] =>[rel_patent_doc_number] =>)