Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 11102729
[patent_doc_number] => 20160299699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-13
[patent_title] => 'Locally Generating and Storing RAID Stripe Parity During Data Transfer to Non-Volatile Memory'
[patent_app_type] => utility
[patent_app_number] => 14/728988
[patent_app_country] => US
[patent_app_date] => 2015-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 20136
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14728988
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/728988 | Locally generating and storing RAID stripe parity with single relative memory address for storing data segments and parity in multiple non-volatile memory portions | Jun 1, 2015 | Issued |
Array
(
[id] => 11598596
[patent_doc_number] => 09645765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-09
[patent_title] => 'Reading and writing data at multiple, individual non-volatile memory portions in response to data transfer sent to single relative memory address'
[patent_app_type] => utility
[patent_app_number] => 14/728992
[patent_app_country] => US
[patent_app_date] => 2015-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 20127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14728992
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/728992 | Reading and writing data at multiple, individual non-volatile memory portions in response to data transfer sent to single relative memory address | Jun 1, 2015 | Issued |
Array
(
[id] => 10462000
[patent_doc_number] => 20150347016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-03
[patent_title] => 'INPUT/OUTPUT VIRTUALIZATION (IOV) HOST CONTROLLER (HC) (IOV-HC) OF A FLASH-MEMORY-BASED STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/728343
[patent_app_country] => US
[patent_app_date] => 2015-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8479
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14728343
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/728343 | Providing input/output virtualization (IOV) by mapping transfer requests to shared transfer requests lists by IOV host controllers | Jun 1, 2015 | Issued |
Array
(
[id] => 10462002
[patent_doc_number] => 20150347017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-03
[patent_title] => 'COMMAND TRAPPING IN AN INPUT/OUTPUT VIRTUALIZATION (IOV) HOST CONTROLLER (HC) (IOV-HC) OF A FLASH-MEMORY-BASED STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/728400
[patent_app_country] => US
[patent_app_date] => 2015-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7643
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14728400
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/728400 | Providing command trapping using a request filter circuit in an input/output virtualization (IOV) host controller (HC) (IOV-HC) of a flash-memory-based storage device | Jun 1, 2015 | Issued |
Array
(
[id] => 10349595
[patent_doc_number] => 20150234600
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-20
[patent_title] => 'SELECTIVE COPYING OF TRACK DATA THROUGH PEER-TO-PEER REMOTE COPY'
[patent_app_type] => utility
[patent_app_number] => 14/701454
[patent_app_country] => US
[patent_app_date] => 2015-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6754
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14701454
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/701454 | Selective copying of track data based on track data characteristics through map-mediated peer-to-peer remote copy | Apr 29, 2015 | Issued |
Array
(
[id] => 10439111
[patent_doc_number] => 20150324123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-12
[patent_title] => 'DATA STORAGE CLUSTER WITH DISTRIBUTED ZONES'
[patent_app_type] => utility
[patent_app_number] => 14/636055
[patent_app_country] => US
[patent_app_date] => 2015-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6563
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14636055
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/636055 | Methods for managing storage in a data storage cluster with distributed zones based on parity values and devices thereof | Mar 1, 2015 | Issued |
Array
(
[id] => 11306689
[patent_doc_number] => 09514088
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-06
[patent_title] => 'Method and device for processing serial binary input by comparing binary digits at even and odd locations of the input'
[patent_app_type] => utility
[patent_app_number] => 14/619336
[patent_app_country] => US
[patent_app_date] => 2015-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3533
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14619336
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/619336 | Method and device for processing serial binary input by comparing binary digits at even and odd locations of the input | Feb 10, 2015 | Issued |
Array
(
[id] => 10439273
[patent_doc_number] => 20150324284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-12
[patent_title] => 'NONVOLATILE MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY DEVICE AND MEMORY CONTROLLER AND METHOD OF OPERATING THE MEMORY CONTROLLER'
[patent_app_type] => utility
[patent_app_number] => 14/619142
[patent_app_country] => US
[patent_app_date] => 2015-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11047
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14619142
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/619142 | Nonvolatile memory system including nonvolatile memory device and memory controller that loads a mapping table on a sub-bitmap and method of operating the memory controller | Feb 10, 2015 | Issued |
Array
(
[id] => 11458809
[patent_doc_number] => 20170052715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-23
[patent_title] => 'VEHICLE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/119798
[patent_app_country] => US
[patent_app_date] => 2015-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5105
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15119798
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/119798 | Vehicle device for executing stored native and external applications | Feb 8, 2015 | Issued |
Array
(
[id] => 12128220
[patent_doc_number] => 20180011806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'SUPPORTING DIFFERENT TYPES OF MEMORY DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/543191
[patent_app_country] => US
[patent_app_date] => 2015-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6274
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15543191
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/543191 | Supporting different types of memory devices based on serial presense detect | Jan 27, 2015 | Issued |
Array
(
[id] => 10724500
[patent_doc_number] => 20160070648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-10
[patent_title] => 'DATA STORAGE SYSTEM AND OPERATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/594163
[patent_app_country] => US
[patent_app_date] => 2015-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4348
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594163
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594163 | DATA STORAGE SYSTEM AND OPERATION METHOD THEREOF | Jan 10, 2015 | Abandoned |
Array
(
[id] => 11693244
[patent_doc_number] => 20170168959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-15
[patent_title] => 'MANAGING AND ORGANIZING WEB BROWSER CACHE'
[patent_app_type] => utility
[patent_app_number] => 15/324313
[patent_app_country] => US
[patent_app_date] => 2015-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9002
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15324313
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/324313 | Method of managing web browser cache size using logical relationships and clustering | Jan 8, 2015 | Issued |
Array
(
[id] => 10335277
[patent_doc_number] => 20150220282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-06
[patent_title] => 'SEMICONDUCTOR APPARATUS, PROCESSOR SYSTEM, AND CONTROL METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/593091
[patent_app_country] => US
[patent_app_date] => 2015-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 12512
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14593091
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/593091 | Semiconductor apparatus, processor system, and control method for deallocating and allocating an address range corresponding to a memory between different processors of the processor system | Jan 8, 2015 | Issued |
Array
(
[id] => 11005983
[patent_doc_number] => 20160202933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'IMPACT-BASED MIGRATION SCHEDULING'
[patent_app_type] => utility
[patent_app_number] => 14/593094
[patent_app_country] => US
[patent_app_date] => 2015-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5745
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14593094
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/593094 | Impact-based migration scheduling from a first tier at a source to a second tier at a destination | Jan 8, 2015 | Issued |
Array
(
[id] => 11251912
[patent_doc_number] => 09477416
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-25
[patent_title] => 'Device and method of controlling disk cache by identifying cached data using metadata'
[patent_app_type] => utility
[patent_app_number] => 14/592995
[patent_app_country] => US
[patent_app_date] => 2015-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5964
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14592995
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/592995 | Device and method of controlling disk cache by identifying cached data using metadata | Jan 8, 2015 | Issued |
Array
(
[id] => 11701571
[patent_doc_number] => 09691494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-27
[patent_title] => 'Semiconductor device and method of operating the same using lastly erased memory block'
[patent_app_type] => utility
[patent_app_number] => 14/592631
[patent_app_country] => US
[patent_app_date] => 2015-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 5827
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14592631
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/592631 | Semiconductor device and method of operating the same using lastly erased memory block | Jan 7, 2015 | Issued |
Array
(
[id] => 10724499
[patent_doc_number] => 20160070647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-10
[patent_title] => 'MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/592563
[patent_app_country] => US
[patent_app_date] => 2015-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7255
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14592563
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/592563 | MEMORY SYSTEM | Jan 7, 2015 | Abandoned |
Array
(
[id] => 11786483
[patent_doc_number] => 09395918
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'Dynamic record management including opening a virtual storage access method (VSAM) data set and modifying a VSAM control block structure'
[patent_app_type] => utility
[patent_app_number] => 14/576074
[patent_app_country] => US
[patent_app_date] => 2014-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 6266
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14576074
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/576074 | Dynamic record management including opening a virtual storage access method (VSAM) data set and modifying a VSAM control block structure | Dec 17, 2014 | Issued |
Array
(
[id] => 10157563
[patent_doc_number] => 09189343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-17
[patent_title] => 'Frequent data set captures for volume forensics'
[patent_app_type] => utility
[patent_app_number] => 14/574247
[patent_app_country] => US
[patent_app_date] => 2014-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 15465
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14574247
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/574247 | Frequent data set captures for volume forensics | Dec 16, 2014 | Issued |
Array
(
[id] => 10131085
[patent_doc_number] => 09164920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'Using permission bits in translating guests virtual addresses to guest physical addresses to host physical addresses'
[patent_app_type] => utility
[patent_app_number] => 14/569069
[patent_app_country] => US
[patent_app_date] => 2014-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7707
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14569069
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/569069 | Using permission bits in translating guests virtual addresses to guest physical addresses to host physical addresses | Dec 11, 2014 | Issued |