Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 16323104
[patent_doc_number] => 10783069
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => Data storage device and data storage method for detecting currently-used logical pages using leaping linear search with decreasing step
[patent_app_type] => utility
[patent_app_number] => 15/853453
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4042
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15853453
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/853453 | Data storage device and data storage method for detecting currently-used logical pages using leaping linear search with decreasing step | Dec 21, 2017 | Issued |
Array
(
[id] => 13906487
[patent_doc_number] => 20190042448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => SYSTEMS, METHODS, AND APPARATUSES UTILIZING CPU STORAGE WITH A MEMORY REFERENCE
[patent_app_type] => utility
[patent_app_number] => 15/853640
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14943
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15853640
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/853640 | Systems, methods, and apparatuses utilizing CPU storage with a memory reference | Dec 21, 2017 | Issued |
Array
(
[id] => 12611499
[patent_doc_number] => 20180095663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => INFORMATION PROCESSING DEVICE INCLUDING HOST DEVICE AND SEMICONDUCTOR MEMORY DEVICE HAVING A BLOCK REARRANGEMENT TO SECURE FREE BLOCKS
[patent_app_type] => utility
[patent_app_number] => 15/833336
[patent_app_country] => US
[patent_app_date] => 2017-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15833336
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/833336 | Data writing processing into memory of a semiconductor memory device by using a memory of a host device | Dec 5, 2017 | Issued |
Array
(
[id] => 12234812
[patent_doc_number] => 20180067675
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'SEMICONDUCTOR APPARATUS, PROCESSOR SYSTEM, AND CONTROL METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/811828
[patent_app_country] => US
[patent_app_date] => 2017-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 12512
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15811828
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/811828 | System and method for allocating and deallocating an address range corresponding to a first and a second memory between processors | Nov 13, 2017 | Issued |
Array
(
[id] => 14856355
[patent_doc_number] => 10416901
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-09-17
[patent_title] => Storage element cloning in presence of data storage pre-mapper with multiple simultaneous instances of volume address using virtual copies
[patent_app_type] => utility
[patent_app_number] => 15/799063
[patent_app_country] => US
[patent_app_date] => 2017-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 13330
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15799063
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/799063 | Storage element cloning in presence of data storage pre-mapper with multiple simultaneous instances of volume address using virtual copies | Oct 30, 2017 | Issued |
Array
(
[id] => 15312867
[patent_doc_number] => 10521137
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-31
[patent_title] => Storage device array integration of dual-port NVMe device with DRAM cache and hostside portion of software stack system and method
[patent_app_type] => utility
[patent_app_number] => 15/798775
[patent_app_country] => US
[patent_app_date] => 2017-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 11887
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15798775
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/798775 | Storage device array integration of dual-port NVMe device with DRAM cache and hostside portion of software stack system and method | Oct 30, 2017 | Issued |
Array
(
[id] => 14202531
[patent_doc_number] => 10268381
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-23
[patent_title] => Tagging write requests to avoid data-log bypass and promote inline deduplication during copies
[patent_app_type] => utility
[patent_app_number] => 15/798580
[patent_app_country] => US
[patent_app_date] => 2017-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7630
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15798580
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/798580 | Tagging write requests to avoid data-log bypass and promote inline deduplication during copies | Oct 30, 2017 | Issued |
Array
(
[id] => 13974205
[patent_doc_number] => 10216458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-26
[patent_title] => Modeling the effects of switching data storage resources through data storage pool tier performance capacity and demand gap analysis
[patent_app_type] => utility
[patent_app_number] => 15/795316
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4468
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795316
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795316 | Modeling the effects of switching data storage resources through data storage pool tier performance capacity and demand gap analysis | Oct 26, 2017 | Issued |
Array
(
[id] => 13199283
[patent_doc_number] => 10114560
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-30
[patent_title] => Hybrid memory controller with command buffer for arbitrating access to volatile and non-volatile memories in a hybrid memory group
[patent_app_type] => utility
[patent_app_number] => 15/788501
[patent_app_country] => US
[patent_app_date] => 2017-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5150
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15788501
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/788501 | Hybrid memory controller with command buffer for arbitrating access to volatile and non-volatile memories in a hybrid memory group | Oct 18, 2017 | Issued |
Array
(
[id] => 12161140
[patent_doc_number] => 20180032407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'DATASET IMAGE CREATION'
[patent_app_type] => utility
[patent_app_number] => 15/727754
[patent_app_country] => US
[patent_app_date] => 2017-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 17624
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15727754
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/727754 | Creating and verifying successful creation of a dataset image of a dataset stored across a plurality of storage systems | Oct 8, 2017 | Issued |
Array
(
[id] => 12153627
[patent_doc_number] => 20180024891
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'SYSTEM AND METHOD FOR MANAGING AND PRODUCING A DATASET IMAGE ACROSS MULTIPLE STORAGE SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 15/722114
[patent_app_country] => US
[patent_app_date] => 2017-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 17618
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15722114
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/722114 | Commit request processing for dataset image creation success | Oct 1, 2017 | Issued |
Array
(
[id] => 14091599
[patent_doc_number] => 10241702
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-26
[patent_title] => Extending the time for a memory save operation by reducing the peak instantaneous current draw
[patent_app_type] => utility
[patent_app_number] => 15/721510
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3222
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721510
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721510 | Extending the time for a memory save operation by reducing the peak instantaneous current draw | Sep 28, 2017 | Issued |
Array
(
[id] => 15074853
[patent_doc_number] => 10466917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-05
[patent_title] => Indirection structure prefetch based on prior state information
[patent_app_type] => utility
[patent_app_number] => 15/721493
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 8285
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721493
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721493 | Indirection structure prefetch based on prior state information | Sep 28, 2017 | Issued |
Array
(
[id] => 14917577
[patent_doc_number] => 10430108
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-01
[patent_title] => Concurrent copying of first and second subsets of pages from media such as SLC NAND to media such as QLC or MLC NAND for completion of copying of data
[patent_app_type] => utility
[patent_app_number] => 15/721483
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8424
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721483
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721483 | Concurrent copying of first and second subsets of pages from media such as SLC NAND to media such as QLC or MLC NAND for completion of copying of data | Sep 28, 2017 | Issued |
Array
(
[id] => 14856399
[patent_doc_number] => 10416923
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-09-17
[patent_title] => Fast backup solution for cluster shared volumes shared across a cluster of nodes using extent sets as parallel save streams
[patent_app_type] => utility
[patent_app_number] => 15/721440
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4200
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721440
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721440 | Fast backup solution for cluster shared volumes shared across a cluster of nodes using extent sets as parallel save streams | Sep 28, 2017 | Issued |
Array
(
[id] => 14135821
[patent_doc_number] => 20190102300
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => APPARATUS AND METHOD FOR MULTI-LEVEL CACHE REQUEST TRACKING
[patent_app_type] => utility
[patent_app_number] => 15/721499
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15525
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721499
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721499 | Apparatus and method for multi-level cache request tracking | Sep 28, 2017 | Issued |
Array
(
[id] => 16706149
[patent_doc_number] => 10956080
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-23
[patent_title] => Erasure of data from a memory of a data storage apparatus by identifying available free space in the memory and iteratively writing a sequence of files decreasing size to the memory using a file-based protocol
[patent_app_type] => utility
[patent_app_number] => 16/334344
[patent_app_country] => US
[patent_app_date] => 2017-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 9268
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16334344
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/334344 | Erasure of data from a memory of a data storage apparatus by identifying available free space in the memory and iteratively writing a sequence of files decreasing size to the memory using a file-based protocol | Sep 24, 2017 | Issued |
Array
(
[id] => 12128068
[patent_doc_number] => 20180011654
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'INFORMATION PROCESSING DEVICE THAT MONITORS OPERATION OF STORAGE'
[patent_app_type] => utility
[patent_app_number] => 15/710220
[patent_app_country] => US
[patent_app_date] => 2017-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3662
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15710220
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/710220 | Information processing device that monitors operation of storage utilizing specific device being connected to storage | Sep 19, 2017 | Issued |
Array
(
[id] => 14364615
[patent_doc_number] => 10303613
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Cache architecture for comparing data
[patent_app_type] => utility
[patent_app_number] => 15/691859
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 4822
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15691859
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/691859 | Cache architecture for comparing data | Aug 30, 2017 | Issued |
Array
(
[id] => 13721275
[patent_doc_number] => 20170371592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => DATA UNIT CLASSIFICATION FOR SELECTIVE DATA PROCESSING
[patent_app_type] => utility
[patent_app_number] => 15/678094
[patent_app_country] => US
[patent_app_date] => 2017-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10581
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15678094
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/678094 | Metadata-based bypassing in a controller | Aug 14, 2017 | Issued |