Hezron Williams

Array ( [id] => 3818006 [patent_doc_number] => 05710443 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-20 [patent_title] => 'Merged device with aligned trench fet and buried emitter patterns' [patent_app_type] => 1 [patent_app_number] => 8/472337 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1856 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/710/05710443.pdf [firstpage_image] =>[orig_patent_app_number] => 472337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3736450 [patent_doc_number] => 05666007 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Interconnect structures for integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/487787 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 24 [patent_no_of_words] => 6931 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/666/05666007.pdf [firstpage_image] =>[orig_patent_app_number] => 487787 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3575697 [patent_doc_number] => 05539240 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-23 [patent_title] => 'Planarized semiconductor structure with subminimum features' [patent_app_type] => 1 [patent_app_number] => 8/471663 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 33 [patent_no_of_words] => 2344 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/539/05539240.pdf [firstpage_image] =>[orig_patent_app_number] => 471663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3662280 [patent_doc_number] => 05627403 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-06 [patent_title] => 'Adhesion between dielectric layers in an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/473552 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3209 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/627/05627403.pdf [firstpage_image] =>[orig_patent_app_number] => 473552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3514891 [patent_doc_number] => 05563434 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Semiconductor memory device having capacitor of thin film transistor structure' [patent_app_type] => 1 [patent_app_number] => 8/468385 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 4785 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/563/05563434.pdf [firstpage_image] =>[orig_patent_app_number] => 468385 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3627779 [patent_doc_number] => 05612572 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Semiconductor device with an insulation groove' [patent_app_type] => 1 [patent_app_number] => 8/472006 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 1981 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/612/05612572.pdf [firstpage_image] =>[orig_patent_app_number] => 472006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3735035 [patent_doc_number] => 05635751 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-03 [patent_title] => 'High frequency transistor with reduced parasitic inductance' [patent_app_type] => 1 [patent_app_number] => 8/469826 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2139 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/635/05635751.pdf [firstpage_image] =>[orig_patent_app_number] => 469826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3565708 [patent_doc_number] => 05525837 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-11 [patent_title] => 'Reliable metallization with barrier for semiconductors' [patent_app_type] => 1 [patent_app_number] => 8/463064 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4006 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/525/05525837.pdf [firstpage_image] =>[orig_patent_app_number] => 463064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3727813 [patent_doc_number] => 05682061 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-28 [patent_title] => 'Component for connecting a semiconductor chip to a substrate' [patent_app_type] => 1 [patent_app_number] => 8/461102 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 21 [patent_no_of_words] => 8471 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/682/05682061.pdf [firstpage_image] =>[orig_patent_app_number] => 461102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3616372 [patent_doc_number] => 05565697 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Semiconductor structure having island forming grooves' [patent_app_type] => 1 [patent_app_number] => 8/458800 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 19 [patent_no_of_words] => 6199 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 271 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/565/05565697.pdf [firstpage_image] =>[orig_patent_app_number] => 458800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3629990 [patent_doc_number] => 05602558 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Glass antenna system for automobiles' [patent_app_type] => 1 [patent_app_number] => 8/459533 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 6876 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602558.pdf [firstpage_image] =>[orig_patent_app_number] => 459533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3736239 [patent_doc_number] => 05665991 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Device having current ballasting and busing over active area using a multi-level conductor process' [patent_app_type] => 1 [patent_app_number] => 8/456238 [patent_app_country] => US [patent_app_date] => 1995-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4280 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/665/05665991.pdf [firstpage_image] =>[orig_patent_app_number] => 456238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3728371 [patent_doc_number] => 05672908 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-30 [patent_title] => 'Thin semiconductor integrated circuit device assembly' [patent_app_type] => 1 [patent_app_number] => 8/453507 [patent_app_country] => US [patent_app_date] => 1995-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 3225 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/672/05672908.pdf [firstpage_image] =>[orig_patent_app_number] => 453507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3721290 [patent_doc_number] => 05616938 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-01 [patent_title] => 'MOS-controlled power semiconductor component for high voltages' [patent_app_type] => 1 [patent_app_number] => 8/451984 [patent_app_country] => US [patent_app_date] => 1995-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2030 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/616/05616938.pdf [firstpage_image] =>[orig_patent_app_number] => 451984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3553694 [patent_doc_number] => 05548159 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-20 [patent_title] => 'Porous insulator for line-to-line capacitance reduction' [patent_app_type] => 1 [patent_app_number] => 8/448066 [patent_app_country] => US [patent_app_date] => 1995-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 18 [patent_no_of_words] => 3742 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/548/05548159.pdf [firstpage_image] =>[orig_patent_app_number] => 448066 [rel_patent_id] =>[rel_patent_doc_number] =>)