
Hiep Nguyen
Examiner (ID: 14657)
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2816 |
| Total Applications | 656 |
| Issued Applications | 573 |
| Pending Applications | 5 |
| Abandoned Applications | 78 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5123989
[patent_doc_number] => 20070236260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-11
[patent_title] => 'SUPPLY VOLTAGE SENSING CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 11/684214
[patent_app_country] => US
[patent_app_date] => 2007-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4542
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20070236260.pdf
[firstpage_image] =>[orig_patent_app_number] => 11684214
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/684214 | Supply voltage sensing circuit | Mar 8, 2007 | Issued |
Array
(
[id] => 5129410
[patent_doc_number] => 20070205807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-06
[patent_title] => 'SIGNAL AMPLIFIER'
[patent_app_type] => utility
[patent_app_number] => 11/680669
[patent_app_country] => US
[patent_app_date] => 2007-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 13440
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0205/20070205807.pdf
[firstpage_image] =>[orig_patent_app_number] => 11680669
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/680669 | Signal amplifier | Feb 28, 2007 | Issued |
Array
(
[id] => 174377
[patent_doc_number] => 07659757
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-09
[patent_title] => 'Glitch-free clock regeneration circuit'
[patent_app_type] => utility
[patent_app_number] => 11/711682
[patent_app_country] => US
[patent_app_date] => 2007-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3891
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/659/07659757.pdf
[firstpage_image] =>[orig_patent_app_number] => 11711682
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/711682 | Glitch-free clock regeneration circuit | Feb 27, 2007 | Issued |
Array
(
[id] => 4871179
[patent_doc_number] => 20080197913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-21
[patent_title] => 'ENERGY EFFICIENT VOLTAGE DETECTION CIRCUIT AND METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 11/676121
[patent_app_country] => US
[patent_app_date] => 2007-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2390
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20080197913.pdf
[firstpage_image] =>[orig_patent_app_number] => 11676121
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/676121 | ENERGY EFFICIENT VOLTAGE DETECTION CIRCUIT AND METHOD THEREFOR | Feb 15, 2007 | Abandoned |
Array
(
[id] => 5067872
[patent_doc_number] => 20070188973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'ACTIVE CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 11/674836
[patent_app_country] => US
[patent_app_date] => 2007-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2955
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20070188973.pdf
[firstpage_image] =>[orig_patent_app_number] => 11674836
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/674836 | ACTIVE CAPACITOR | Feb 13, 2007 | Abandoned |
Array
(
[id] => 5067104
[patent_doc_number] => 20070188205
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'DIFFERENTIAL CHARGE PUMP'
[patent_app_type] => utility
[patent_app_number] => 11/674701
[patent_app_country] => US
[patent_app_date] => 2007-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2199
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20070188205.pdf
[firstpage_image] =>[orig_patent_app_number] => 11674701
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/674701 | Differential charge pump | Feb 13, 2007 | Issued |
Array
(
[id] => 93627
[patent_doc_number] => 07737763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-15
[patent_title] => 'Virtual electronic fuse apparatus and methodology'
[patent_app_type] => utility
[patent_app_number] => 11/674238
[patent_app_country] => US
[patent_app_date] => 2007-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 9974
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/737/07737763.pdf
[firstpage_image] =>[orig_patent_app_number] => 11674238
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/674238 | Virtual electronic fuse apparatus and methodology | Feb 12, 2007 | Issued |
Array
(
[id] => 282381
[patent_doc_number] => 07554382
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-30
[patent_title] => 'Method for reducing insertion loss and providing power down protection for MOSFET switches'
[patent_app_type] => utility
[patent_app_number] => 11/673259
[patent_app_country] => US
[patent_app_date] => 2007-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 3343
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/554/07554382.pdf
[firstpage_image] =>[orig_patent_app_number] => 11673259
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/673259 | Method for reducing insertion loss and providing power down protection for MOSFET switches | Feb 8, 2007 | Issued |
Array
(
[id] => 5117380
[patent_doc_number] => 20070139094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-21
[patent_title] => 'HIGH-FREQUENCY SWITCHING DEVICE AND SEMICONDUCTOR'
[patent_app_type] => utility
[patent_app_number] => 11/672415
[patent_app_country] => US
[patent_app_date] => 2007-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13327
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0139/20070139094.pdf
[firstpage_image] =>[orig_patent_app_number] => 11672415
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/672415 | High-frequency switching device and semiconductor | Feb 6, 2007 | Issued |
Array
(
[id] => 114340
[patent_doc_number] => 07714635
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-11
[patent_title] => 'Digital adaptive voltage supply'
[patent_app_type] => utility
[patent_app_number] => 11/671531
[patent_app_country] => US
[patent_app_date] => 2007-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6008
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 345
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/714/07714635.pdf
[firstpage_image] =>[orig_patent_app_number] => 11671531
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/671531 | Digital adaptive voltage supply | Feb 5, 2007 | Issued |
Array
(
[id] => 253240
[patent_doc_number] => 07579876
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-08-25
[patent_title] => 'Multi-use input/output pin systems and methods'
[patent_app_type] => utility
[patent_app_number] => 11/623859
[patent_app_country] => US
[patent_app_date] => 2007-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3117
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/579/07579876.pdf
[firstpage_image] =>[orig_patent_app_number] => 11623859
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/623859 | Multi-use input/output pin systems and methods | Jan 16, 2007 | Issued |
Array
(
[id] => 83232
[patent_doc_number] => 07746122
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-29
[patent_title] => 'Input buffer for semiconductor memory apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/637081
[patent_app_country] => US
[patent_app_date] => 2006-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3683
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/746/07746122.pdf
[firstpage_image] =>[orig_patent_app_number] => 11637081
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/637081 | Input buffer for semiconductor memory apparatus | Dec 11, 2006 | Issued |
Array
(
[id] => 292886
[patent_doc_number] => 07545181
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-09
[patent_title] => 'Reduced offset voltage comparator system'
[patent_app_type] => utility
[patent_app_number] => 11/603589
[patent_app_country] => US
[patent_app_date] => 2006-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1924
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/545/07545181.pdf
[firstpage_image] =>[orig_patent_app_number] => 11603589
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/603589 | Reduced offset voltage comparator system | Nov 23, 2006 | Issued |
Array
(
[id] => 5104884
[patent_doc_number] => 20070063759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-22
[patent_title] => 'Level shift circuit, display apparatus, and portable terminal'
[patent_app_type] => utility
[patent_app_number] => 11/601911
[patent_app_country] => US
[patent_app_date] => 2006-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7715
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0063/20070063759.pdf
[firstpage_image] =>[orig_patent_app_number] => 11601911
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/601911 | Level shift circuit, display apparatus, and portable terminal | Nov 17, 2006 | Abandoned |
Array
(
[id] => 833996
[patent_doc_number] => 07397287
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-08
[patent_title] => 'Sample hold circuit and multiplying D/A converter having the same'
[patent_app_type] => utility
[patent_app_number] => 11/593569
[patent_app_country] => US
[patent_app_date] => 2006-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 12621
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 334
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/397/07397287.pdf
[firstpage_image] =>[orig_patent_app_number] => 11593569
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/593569 | Sample hold circuit and multiplying D/A converter having the same | Nov 6, 2006 | Issued |
Array
(
[id] => 4968838
[patent_doc_number] => 20070108840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'Electronic controlling device and a method of controlling the same'
[patent_app_type] => utility
[patent_app_number] => 11/591517
[patent_app_country] => US
[patent_app_date] => 2006-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6708
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20070108840.pdf
[firstpage_image] =>[orig_patent_app_number] => 11591517
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/591517 | Electronic controlling device and a method of controlling the same | Nov 1, 2006 | Abandoned |
Array
(
[id] => 4897364
[patent_doc_number] => 20080116977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'Voltage supply insensitive bias circuits'
[patent_app_type] => utility
[patent_app_number] => 11/590674
[patent_app_country] => US
[patent_app_date] => 2006-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3354
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20080116977.pdf
[firstpage_image] =>[orig_patent_app_number] => 11590674
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/590674 | Voltage supply insensitive bias circuits | Oct 30, 2006 | Issued |
Array
(
[id] => 5032234
[patent_doc_number] => 20070096773
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-03
[patent_title] => 'Sample and hold circuit with multiple channel inputs, and analog-digital converter incorporating the same'
[patent_app_type] => utility
[patent_app_number] => 11/590003
[patent_app_country] => US
[patent_app_date] => 2006-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8266
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20070096773.pdf
[firstpage_image] =>[orig_patent_app_number] => 11590003
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/590003 | Sample and hold circuit with multiple channel inputs, and analog-digital converter incorporating the same | Oct 30, 2006 | Abandoned |
Array
(
[id] => 5067101
[patent_doc_number] => 20070188202
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'Power control circuit'
[patent_app_type] => utility
[patent_app_number] => 11/309866
[patent_app_country] => US
[patent_app_date] => 2006-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1016
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20070188202.pdf
[firstpage_image] =>[orig_patent_app_number] => 11309866
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/309866 | Power control circuit | Oct 15, 2006 | Abandoned |
Array
(
[id] => 278542
[patent_doc_number] => 07557620
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-07
[patent_title] => 'System and method for controlling input buffer biasing current'
[patent_app_type] => utility
[patent_app_number] => 11/522636
[patent_app_country] => US
[patent_app_date] => 2006-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 3468
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/557/07557620.pdf
[firstpage_image] =>[orig_patent_app_number] => 11522636
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/522636 | System and method for controlling input buffer biasing current | Sep 17, 2006 | Issued |