Hiep Nguyen

Array ( [id] => 630900 [patent_doc_number] => 07132861 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-11-07 [patent_title] => 'Amplifier with digital DC offset cancellation feature' [patent_app_type] => utility [patent_app_number] => 11/134867 [patent_app_country] => US [patent_app_date] => 2005-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4547 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 324 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/132/07132861.pdf [firstpage_image] =>[orig_patent_app_number] => 11134867 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7108877 [patent_doc_number] => 20050206330 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'Phase shifting and PWM driving circuits and methods' [patent_app_type] => utility [patent_app_number] => 11/130003 [patent_app_country] => US [patent_app_date] => 2005-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 4454 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20050206330.pdf [firstpage_image] =>[orig_patent_app_number] => 11130003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5899040 [patent_doc_number] => 20060044042 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'High voltage switching circuit of a NAND type flash memory device' [patent_app_type] => utility [patent_app_number] => 11/125102 [patent_app_country] => US [patent_app_date] => 2005-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2986 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20060044042.pdf [firstpage_image] =>[orig_patent_app_number] => 11125102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6923840 [patent_doc_number] => 20050237095 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-27 [patent_title] => 'Frequency output circuit' [patent_app_type] => utility [patent_app_number] => 11/107905 [patent_app_country] => US [patent_app_date] => 2005-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4906 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20050237095.pdf [firstpage_image] =>[orig_patent_app_number] => 11107905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 906510 [patent_doc_number] => RE040053 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2008-02-12 [patent_title] => 'Delay circuit having delay time adjustable by current' [patent_app_type] => reissue [patent_app_number] => 11/106733 [patent_app_country] => US [patent_app_date] => 2005-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 4574 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/040/RE040053.pdf [firstpage_image] =>[orig_patent_app_number] => 11106733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5849066 [patent_doc_number] => 20060232257 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-19 [patent_title] => 'Voltage sense circuit and method therefor' [patent_app_type] => utility [patent_app_number] => 11/105255 [patent_app_country] => US [patent_app_date] => 2005-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3160 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20060232257.pdf [firstpage_image] =>[orig_patent_app_number] => 11105255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 627509 [patent_doc_number] => 07135896 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-14 [patent_title] => 'Output buffer circuit and semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/093032 [patent_app_country] => US [patent_app_date] => 2005-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4194 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/135/07135896.pdf [firstpage_image] =>[orig_patent_app_number] => 11093032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5751550 [patent_doc_number] => 20060220699 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'Circuit and method for transistor turn-off with strong pulldown' [patent_app_type] => utility [patent_app_number] => 11/094064 [patent_app_country] => US [patent_app_date] => 2005-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3907 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20060220699.pdf [firstpage_image] =>[orig_patent_app_number] => 11094064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 323196 [patent_doc_number] => 07518430 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-14 [patent_title] => 'Mechanism for providing over-voltage protection during power up of DC-DC converter' [patent_app_type] => utility [patent_app_number] => 11/091843 [patent_app_country] => US [patent_app_date] => 2005-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 1814 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/518/07518430.pdf [firstpage_image] =>[orig_patent_app_number] => 11091843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 540579 [patent_doc_number] => 07173465 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-06 [patent_title] => 'High-speed, current-driven latch' [patent_app_type] => utility [patent_app_number] => 11/077297 [patent_app_country] => US [patent_app_date] => 2005-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3816 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/173/07173465.pdf [firstpage_image] =>[orig_patent_app_number] => 11077297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 480861 [patent_doc_number] => 07224209 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-29 [patent_title] => 'Speed-up circuit for initiation of proportional to absolute temperature biasing circuits' [patent_app_type] => utility [patent_app_number] => 11/071489 [patent_app_country] => US [patent_app_date] => 2005-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7417 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 286 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/224/07224209.pdf [firstpage_image] =>[orig_patent_app_number] => 11071489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6943603 [patent_doc_number] => 20050195652 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Voltage generating circuit, data driver and display unit' [patent_app_type] => utility [patent_app_number] => 11/071775 [patent_app_country] => US [patent_app_date] => 2005-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 10377 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20050195652.pdf [firstpage_image] =>[orig_patent_app_number] => 11071775 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 342122 [patent_doc_number] => 07501880 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-10 [patent_title] => 'Body-biased enhanced precision current mirror' [patent_app_type] => utility [patent_app_number] => 10/906628 [patent_app_country] => US [patent_app_date] => 2005-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3196 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/501/07501880.pdf [firstpage_image] =>[orig_patent_app_number] => 10906628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5703549 [patent_doc_number] => 20060192596 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-31 [patent_title] => 'Integrated circuit having a low power mode and method therefor' [patent_app_type] => utility [patent_app_number] => 11/065796 [patent_app_country] => US [patent_app_date] => 2005-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3874 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0192/20060192596.pdf [firstpage_image] =>[orig_patent_app_number] => 11065796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6942972 [patent_doc_number] => 20050195020 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Voltage regulator which outputs a predetermined direct-current voltage with its extreme variation restrained' [patent_app_type] => utility [patent_app_number] => 11/065201 [patent_app_country] => US [patent_app_date] => 2005-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9650 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20050195020.pdf [firstpage_image] =>[orig_patent_app_number] => 11065201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 587741 [patent_doc_number] => 07449935 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-11 [patent_title] => 'Driven circuit of an emitter switching configuration to control the saturation level of a power transistor when used with highly variable collector currents' [patent_app_type] => utility [patent_app_number] => 11/066610 [patent_app_country] => US [patent_app_date] => 2005-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 25 [patent_no_of_words] => 5417 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/449/07449935.pdf [firstpage_image] =>[orig_patent_app_number] => 11066610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 480842 [patent_doc_number] => 07224206 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-29 [patent_title] => 'Charge-pump with improved biasing of the body regions of the pass-transistors' [patent_app_type] => utility [patent_app_number] => 11/066105 [patent_app_country] => US [patent_app_date] => 2005-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4468 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/224/07224206.pdf [firstpage_image] =>[orig_patent_app_number] => 11066105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 458332 [patent_doc_number] => 07245164 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-17 [patent_title] => 'Radio frequency doubler' [patent_app_type] => utility [patent_app_number] => 11/058225 [patent_app_country] => US [patent_app_date] => 2005-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2038 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/245/07245164.pdf [firstpage_image] =>[orig_patent_app_number] => 11058225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 550766 [patent_doc_number] => 07170330 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-30 [patent_title] => 'Hysteresis comparator circuit' [patent_app_type] => utility [patent_app_number] => 11/043233 [patent_app_country] => US [patent_app_date] => 2005-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 16 [patent_no_of_words] => 10561 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/170/07170330.pdf [firstpage_image] =>[orig_patent_app_number] => 11043233 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 477160 [patent_doc_number] => 07227390 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-06-05 [patent_title] => 'Apparatus and method for a driver with an adaptive drive strength for a class D amplifier' [patent_app_type] => utility [patent_app_number] => 11/043797 [patent_app_country] => US [patent_app_date] => 2005-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3379 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/227/07227390.pdf [firstpage_image] =>[orig_patent_app_number] => 11043797 [rel_patent_id] =>[rel_patent_doc_number] =>)