
Hiep T. Nguyen
Examiner (ID: 4400)
| Most Active Art Unit | 2187 |
| Art Unit(s) | 2138, 2187, 2312, 2188, 2137, 2759, 2751, 2131 |
| Total Applications | 2181 |
| Issued Applications | 1971 |
| Pending Applications | 89 |
| Abandoned Applications | 149 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19834081
[patent_doc_number] => 20250085867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => Error Logging for a Memory Device with On-Die Wear Leveling
[patent_app_type] => utility
[patent_app_number] => 18/955719
[patent_app_country] => US
[patent_app_date] => 2024-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9751
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18955719
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/955719 | Error Logging for a Memory Device with On-Die Wear Leveling | Nov 20, 2024 | Pending |
Array
(
[id] => 20043026
[patent_doc_number] => 20250181248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => MULTI-PLANE CACHE TRANSFER ENHANCEMENT
[patent_app_type] => utility
[patent_app_number] => 18/949612
[patent_app_country] => US
[patent_app_date] => 2024-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20882
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18949612
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/949612 | MULTI-PLANE CACHE TRANSFER ENHANCEMENT | Nov 14, 2024 | Pending |
Array
(
[id] => 20323003
[patent_doc_number] => 20250335091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => METHOD, DEVICE, AND COMPUTER PROGRAM PRODUCT FOR DETERMINING SPACE CONSUMPTION
[patent_app_type] => utility
[patent_app_number] => 18/931273
[patent_app_country] => US
[patent_app_date] => 2024-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18931273
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/931273 | METHOD, DEVICE, AND COMPUTER PROGRAM PRODUCT FOR DETERMINING SPACE CONSUMPTION | Oct 29, 2024 | Pending |
Array
(
[id] => 20323016
[patent_doc_number] => 20250335104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => METHOD, DEVICE, AND PROGRAM PRODUCT FOR WEAR LEVELING
[patent_app_type] => utility
[patent_app_number] => 18/929859
[patent_app_country] => US
[patent_app_date] => 2024-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 821
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18929859
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/929859 | METHOD, DEVICE, AND PROGRAM PRODUCT FOR WEAR LEVELING | Oct 28, 2024 | Pending |
Array
(
[id] => 19756389
[patent_doc_number] => 20250044954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => Storage Apparatus and Data Processing Method
[patent_app_type] => utility
[patent_app_number] => 18/924421
[patent_app_country] => US
[patent_app_date] => 2024-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18924421
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/924421 | Storage Apparatus and Data Processing Method | Oct 22, 2024 | Pending |
Array
(
[id] => 19646234
[patent_doc_number] => 20240420754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => MEMORY DEVICE ADJUSTING DUTY CYCLE AND MEMORY SYSTEM HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/817678
[patent_app_country] => US
[patent_app_date] => 2024-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10578
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18817678
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/817678 | MEMORY DEVICE ADJUSTING DUTY CYCLE AND MEMORY SYSTEM HAVING THE SAME | Aug 27, 2024 | Pending |
Array
(
[id] => 19588207
[patent_doc_number] => 20240385764
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => Cloud-Based Storage Management Of Edge Devices
[patent_app_type] => utility
[patent_app_number] => 18/787152
[patent_app_country] => US
[patent_app_date] => 2024-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 92821
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18787152
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/787152 | Cloud-Based Storage Management Of Edge Devices | Jul 28, 2024 | Pending |
Array
(
[id] => 19588215
[patent_doc_number] => 20240385772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => STORAGE SYSTEM HAVING ROVING MEMORY REGION
[patent_app_type] => utility
[patent_app_number] => 18/786035
[patent_app_country] => US
[patent_app_date] => 2024-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 45351
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18786035
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/786035 | Storage system having roving memory region | Jul 25, 2024 | Issued |
Array
(
[id] => 19633034
[patent_doc_number] => 20240411483
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-12
[patent_title] => UNMAP BACKLOG IN A MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/749469
[patent_app_country] => US
[patent_app_date] => 2024-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16132
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18749469
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/749469 | UNMAP BACKLOG IN A MEMORY SYSTEM | Jun 19, 2024 | Pending |
Array
(
[id] => 20351377
[patent_doc_number] => 20250348229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-13
[patent_title] => DATA ACCESS METHOD OF SOLID-STATE DRIVE DEVICE AND SOLID-STATE DRIVE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/739337
[patent_app_country] => US
[patent_app_date] => 2024-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18739337
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/739337 | DATA ACCESS METHOD OF SOLID-STATE DRIVE DEVICE AND SOLID-STATE DRIVE DEVICE | Jun 10, 2024 | Pending |
Array
(
[id] => 19558617
[patent_doc_number] => 20240370409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => Maintaining Replica File Systems
[patent_app_type] => utility
[patent_app_number] => 18/736801
[patent_app_country] => US
[patent_app_date] => 2024-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 63604
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18736801
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/736801 | Maintaining Replica File Systems | Jun 6, 2024 | Pending |
Array
(
[id] => 19450907
[patent_doc_number] => 20240311037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => STORAGE SYSTEM WITH MULTIPLE WRITE PATHS
[patent_app_type] => utility
[patent_app_number] => 18/679265
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 36500
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679265
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679265 | Storage system with multiple write paths | May 29, 2024 | Issued |
Array
(
[id] => 19617532
[patent_doc_number] => 20240403212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => COMPUTER-READABLE RECORDING MEDIUM STORING DATA PROCESSING PROGRAM, DATA PROCESSING DEVICE, AND DATA PROCESSING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/677988
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18677988
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/677988 | COMPUTER-READABLE RECORDING MEDIUM STORING DATA PROCESSING PROGRAM, DATA PROCESSING DEVICE, AND DATA PROCESSING SYSTEM | May 29, 2024 | Pending |
Array
(
[id] => 19617245
[patent_doc_number] => 20240402925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => BOOT AND INITIALIZATION TECHNIQUES FOR STACKED MEMORY ARCHITECTURES
[patent_app_type] => utility
[patent_app_number] => 18/671485
[patent_app_country] => US
[patent_app_date] => 2024-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19276
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18671485
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/671485 | Boot and initialization techniques for stacked memory architectures | May 21, 2024 | Issued |
Array
(
[id] => 19617245
[patent_doc_number] => 20240402925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => BOOT AND INITIALIZATION TECHNIQUES FOR STACKED MEMORY ARCHITECTURES
[patent_app_type] => utility
[patent_app_number] => 18/671485
[patent_app_country] => US
[patent_app_date] => 2024-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19276
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18671485
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/671485 | Boot and initialization techniques for stacked memory architectures | May 21, 2024 | Issued |
Array
(
[id] => 19405772
[patent_doc_number] => 20240289283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => MEMORY ACCESS DETERMINATION
[patent_app_type] => utility
[patent_app_number] => 18/654749
[patent_app_country] => US
[patent_app_date] => 2024-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9820
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18654749
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/654749 | Memory access determination | May 2, 2024 | Issued |
Array
(
[id] => 20304024
[patent_doc_number] => 12450012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Memory die stack chip ID-based command structure
[patent_app_type] => utility
[patent_app_number] => 18/634649
[patent_app_country] => US
[patent_app_date] => 2024-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 9779
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18634649
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/634649 | Memory die stack chip ID-based command structure | Apr 11, 2024 | Issued |
Array
(
[id] => 20289943
[patent_doc_number] => 20250315186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-09
[patent_title] => COMMUNICATION DEVICE AND METHOD FOR HANDLING A DATA TRANSMISSION
[patent_app_type] => utility
[patent_app_number] => 18/628822
[patent_app_country] => US
[patent_app_date] => 2024-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18628822
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/628822 | COMMUNICATION DEVICE AND METHOD FOR HANDLING A DATA TRANSMISSION | Apr 7, 2024 | Pending |
Array
(
[id] => 19514056
[patent_doc_number] => 20240345742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => PERSISTENT MEMORY WITH CACHE COHERENT INTERCONNECT INTERFACE
[patent_app_type] => utility
[patent_app_number] => 18/629925
[patent_app_country] => US
[patent_app_date] => 2024-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17946
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18629925
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/629925 | PERSISTENT MEMORY WITH CACHE COHERENT INTERCONNECT INTERFACE | Apr 7, 2024 | Pending |
Array
(
[id] => 20345092
[patent_doc_number] => 12468824
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-11
[patent_title] => Maintaining encryption during storage system replication
[patent_app_type] => utility
[patent_app_number] => 18/623869
[patent_app_country] => US
[patent_app_date] => 2024-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 39
[patent_no_of_words] => 45529
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18623869
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/623869 | Maintaining encryption during storage system replication | Mar 31, 2024 | Issued |