
Hiep T. Nguyen
Examiner (ID: 18287, Phone: (571)272-4197 , Office: P/2131 )
| Most Active Art Unit | 2187 |
| Art Unit(s) | 2187, 2131, 2759, 2751, 2137, 2188, 2312, 2138 |
| Total Applications | 2185 |
| Issued Applications | 1977 |
| Pending Applications | 88 |
| Abandoned Applications | 149 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10786278
[patent_doc_number] => 20160132433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'COMPUTER SYSTEM AND CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/767056
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 13438
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14767056
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/767056 | Computer system and control method | Jul 28, 2013 | Issued |
Array
(
[id] => 9282887
[patent_doc_number] => 20140032855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-30
[patent_title] => 'INFORMATION PROCESSING APPARATUS AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/952700
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6226
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13952700
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/952700 | INFORMATION PROCESSING APPARATUS AND METHOD | Jul 28, 2013 | Abandoned |
Array
(
[id] => 10786278
[patent_doc_number] => 20160132433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'COMPUTER SYSTEM AND CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/767056
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 13438
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14767056
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/767056 | Computer system and control method | Jul 28, 2013 | Issued |
Array
(
[id] => 10507646
[patent_doc_number] => 09235521
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-12
[patent_title] => 'Cache system for managing various cache line conditions'
[patent_app_type] => utility
[patent_app_number] => 13/952710
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6335
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13952710
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/952710 | Cache system for managing various cache line conditions | Jul 28, 2013 | Issued |
Array
(
[id] => 10424913
[patent_doc_number] => 20150309924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-29
[patent_title] => 'CONTROL APPARATUS AND CONTROL METHOD WITH MULTIPLE FLASH MEMORY CARD CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 14/647094
[patent_app_country] => US
[patent_app_date] => 2013-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4580
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14647094
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/647094 | Control apparatus and control method with multiple flash memory card channels | Jul 25, 2013 | Issued |
Array
(
[id] => 9320596
[patent_doc_number] => 20140052934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-20
[patent_title] => 'Memory with Alternative Command Interfaces'
[patent_app_type] => utility
[patent_app_number] => 13/952530
[patent_app_country] => US
[patent_app_date] => 2013-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2846
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13952530
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/952530 | Memory with alternative command interfaces | Jul 25, 2013 | Issued |
Array
(
[id] => 11306300
[patent_doc_number] => 09513695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-06
[patent_title] => 'Methods of managing power in network computer systems'
[patent_app_type] => utility
[patent_app_number] => 13/952567
[patent_app_country] => US
[patent_app_date] => 2013-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 10032
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13952567
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/952567 | Methods of managing power in network computer systems | Jul 25, 2013 | Issued |
Array
(
[id] => 9308532
[patent_doc_number] => 20140047206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-13
[patent_title] => 'INFORMATION PROCESSING APPARATUS, MEMORY CONTROL APPARATUS, AND CONTROL METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/952458
[patent_app_country] => US
[patent_app_date] => 2013-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7114
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13952458
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/952458 | Information processing apparatus, memory control apparatus, and control method thereof | Jul 25, 2013 | Issued |
Array
(
[id] => 9332486
[patent_doc_number] => 20140059268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-27
[patent_title] => 'MEMORY CONTROL DEVICE, NON-VOLATILE MEMORY, AND MEMORY CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/945987
[patent_app_country] => US
[patent_app_date] => 2013-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 13268
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13945987
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/945987 | Memory control device, non-volatile memory, and memory control method | Jul 18, 2013 | Issued |
Array
(
[id] => 10575969
[patent_doc_number] => 09298615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-29
[patent_title] => 'Methods and apparatus for soft-partitioning of a data cache for stack data'
[patent_app_type] => utility
[patent_app_number] => 13/946112
[patent_app_country] => US
[patent_app_date] => 2013-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7846
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13946112
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/946112 | Methods and apparatus for soft-partitioning of a data cache for stack data | Jul 18, 2013 | Issued |
Array
(
[id] => 10517786
[patent_doc_number] => 09244834
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-26
[patent_title] => 'Method and apparatus for selecting a memory block for writing data, based on a predicted frequency of updating the data'
[patent_app_type] => utility
[patent_app_number] => 13/945700
[patent_app_country] => US
[patent_app_date] => 2013-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 7189
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13945700
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/945700 | Method and apparatus for selecting a memory block for writing data, based on a predicted frequency of updating the data | Jul 17, 2013 | Issued |
Array
(
[id] => 10111446
[patent_doc_number] => 09146862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-29
[patent_title] => 'Optimizing memory usage across multiple garbage collected computer environments'
[patent_app_type] => utility
[patent_app_number] => 13/945516
[patent_app_country] => US
[patent_app_date] => 2013-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 10869
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13945516
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/945516 | Optimizing memory usage across multiple garbage collected computer environments | Jul 17, 2013 | Issued |
Array
(
[id] => 9150453
[patent_doc_number] => 20130304976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-14
[patent_title] => 'TECHNIQUES FOR PROVIDING DATA REDUNDANCY AFTER REDUCING MEMORY WRITES'
[patent_app_type] => utility
[patent_app_number] => 13/943446
[patent_app_country] => US
[patent_app_date] => 2013-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5104
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13943446
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/943446 | Techniques for providing data redundancy after reducing memory writes | Jul 15, 2013 | Issued |
Array
(
[id] => 9629882
[patent_doc_number] => 08799577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-05
[patent_title] => 'Gather and scatter operations in multi-level memory hierarchy'
[patent_app_type] => utility
[patent_app_number] => 13/934198
[patent_app_country] => US
[patent_app_date] => 2013-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5013
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13934198
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/934198 | Gather and scatter operations in multi-level memory hierarchy | Jul 1, 2013 | Issued |
Array
(
[id] => 9998940
[patent_doc_number] => 09043557
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-05-26
[patent_title] => 'Heterogeneous memory system'
[patent_app_type] => utility
[patent_app_number] => 13/910355
[patent_app_country] => US
[patent_app_date] => 2013-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3114
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13910355
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/910355 | Heterogeneous memory system | Jun 4, 2013 | Issued |
Array
(
[id] => 10188874
[patent_doc_number] => 09218294
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-12-22
[patent_title] => 'Multi-level logical block address (LBA) mapping table for solid state'
[patent_app_type] => utility
[patent_app_number] => 13/910908
[patent_app_country] => US
[patent_app_date] => 2013-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5936
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13910908
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/910908 | Multi-level logical block address (LBA) mapping table for solid state | Jun 4, 2013 | Issued |
Array
(
[id] => 10962712
[patent_doc_number] => 20140365742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-11
[patent_title] => 'SYSTEMS AND METHODS FOR PREVENTING UNAUTHORIZED STACK PIVOTING'
[patent_app_type] => utility
[patent_app_number] => 13/910333
[patent_app_country] => US
[patent_app_date] => 2013-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11432
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13910333
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/910333 | Systems and methods for preventing unauthorized stack pivoting | Jun 4, 2013 | Issued |
Array
(
[id] => 10512205
[patent_doc_number] => 09239784
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-01-19
[patent_title] => 'Systems and methods for memory management'
[patent_app_type] => utility
[patent_app_number] => 13/910796
[patent_app_country] => US
[patent_app_date] => 2013-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11971
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13910796
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/910796 | Systems and methods for memory management | Jun 4, 2013 | Issued |
Array
(
[id] => 9998951
[patent_doc_number] => 09043569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Memory data management'
[patent_app_type] => utility
[patent_app_number] => 13/906691
[patent_app_country] => US
[patent_app_date] => 2013-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4745
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13906691
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/906691 | Memory data management | May 30, 2013 | Issued |
Array
(
[id] => 10009308
[patent_doc_number] => 09052828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-09
[patent_title] => 'Optimal volume placement across remote replication relationships'
[patent_app_type] => utility
[patent_app_number] => 13/906746
[patent_app_country] => US
[patent_app_date] => 2013-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 7505
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13906746
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/906746 | Optimal volume placement across remote replication relationships | May 30, 2013 | Issued |