Hiep T. Nguyen

Array ( [id] => 5981513 [patent_doc_number] => 20110072229 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'METHOD OF MIRRORING DATA BETWEEN CLUSTERED NAS SYSTEMS' [patent_app_type] => utility [patent_app_number] => 12/957680 [patent_app_country] => US [patent_app_date] => 2010-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 8658 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20110072229.pdf [firstpage_image] =>[orig_patent_app_number] => 12957680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7562911 [patent_doc_number] => 20110276745 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-10 [patent_title] => 'TECHNIQUES FOR WRITING DATA TO DIFFERENT PORTIONS OF STORAGE DEVICES BASED ON WRITE FREQUENCY' [patent_app_type] => utility [patent_app_number] => 12/956926 [patent_app_country] => US [patent_app_date] => 2010-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4408 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0276/20110276745.pdf [firstpage_image] =>[orig_patent_app_number] => 12956926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8958966 [patent_doc_number] => 08504760 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-08-06 [patent_title] => 'Method and apparatus for managing erase count of memory device' [patent_app_type] => utility [patent_app_number] => 12/948157 [patent_app_country] => US [patent_app_date] => 2010-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 5489 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12948157 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8645568 [patent_doc_number] => 08370565 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Boot system' [patent_app_type] => utility [patent_app_number] => 12/947726 [patent_app_country] => US [patent_app_date] => 2010-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1437 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12947726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6147290 [patent_doc_number] => 20110131367 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-02 [patent_title] => 'NONVOLATILE MEMORY DEVICE, MEMORY SYSTEM COMPRISING NONVOLATILE MEMORY DEVICE, AND WEAR LEVELING METHOD FOR NONVOLATILE MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/947003 [patent_app_country] => US [patent_app_date] => 2010-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 6015 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0131/20110131367.pdf [firstpage_image] =>[orig_patent_app_number] => 12947003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6006055 [patent_doc_number] => 20110119465 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-19 [patent_title] => 'DATA PROCESSING SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/946364 [patent_app_country] => US [patent_app_date] => 2010-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 15005 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20110119465.pdf [firstpage_image] =>[orig_patent_app_number] => 12946364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8189140 [patent_doc_number] => 20120117329 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'COMBINATION BASED LRU CACHING' [patent_app_type] => utility [patent_app_number] => 12/942249 [patent_app_country] => US [patent_app_date] => 2010-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4034 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20120117329.pdf [firstpage_image] =>[orig_patent_app_number] => 12942249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4631859 [patent_doc_number] => 08010769 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-30 [patent_title] => 'Systems and methods for classifying and transferring information in a storage network' [patent_app_type] => utility [patent_app_number] => 12/939244 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 23310 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/010/08010769.pdf [firstpage_image] =>[orig_patent_app_number] => 12939244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9611587 [patent_doc_number] => 08788776 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-07-22 [patent_title] => 'Hard disk control method, hard disk control device and computer' [patent_app_type] => utility [patent_app_number] => 13/508151 [patent_app_country] => US [patent_app_date] => 2010-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2882 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13508151 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6073496 [patent_doc_number] => 20110047324 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-24 [patent_title] => 'Memory device with vertically embedded non-Flash non-volatile memory for emulation of nand flash memory' [patent_app_type] => utility [patent_app_number] => 12/925631 [patent_app_country] => US [patent_app_date] => 2010-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4477 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20110047324.pdf [firstpage_image] =>[orig_patent_app_number] => 12925631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10065496 [patent_doc_number] => 09104342 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-08-11 [patent_title] => 'Two stage checksummed raid storage model' [patent_app_type] => utility [patent_app_number] => 13/880319 [patent_app_country] => US [patent_app_date] => 2010-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 12486 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13880319 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8661244 [patent_doc_number] => 20130042073 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-02-14 [patent_title] => 'Hybrid Automatic Repeat Request Combiner and Method for Storing Hybrid Automatic Repeat Request Data' [patent_app_type] => utility [patent_app_number] => 13/379683 [patent_app_country] => US [patent_app_date] => 2010-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8599 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13379683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8693125 [patent_doc_number] => 08392661 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-03-05 [patent_title] => 'Managing cache coherence' [patent_app_type] => utility [patent_app_number] => 12/885994 [patent_app_country] => US [patent_app_date] => 2010-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 36 [patent_no_of_words] => 40978 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12885994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9062796 [patent_doc_number] => 08549249 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-10-01 [patent_title] => 'Supporting secondary atomic operations using primary atomic operations' [patent_app_type] => utility [patent_app_number] => 12/886013 [patent_app_country] => US [patent_app_date] => 2010-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 36 [patent_no_of_words] => 40929 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12886013 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8045883 [patent_doc_number] => 20120072676 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-22 [patent_title] => 'SELECTIVE MEMORY COMPRESSION FOR MULTI-THREADED APPLICATIONS' [patent_app_type] => utility [patent_app_number] => 12/885743 [patent_app_country] => US [patent_app_date] => 2010-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7800 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20120072676.pdf [firstpage_image] =>[orig_patent_app_number] => 12885743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7780577 [patent_doc_number] => 20120042133 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-02-16 [patent_title] => 'MULTI-CORE PROCESSOR SYSTEM AND MULTI-CORE PROCESSOR' [patent_app_type] => utility [patent_app_number] => 12/885754 [patent_app_country] => US [patent_app_date] => 2010-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8987 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20120042133.pdf [firstpage_image] =>[orig_patent_app_number] => 12885754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5981452 [patent_doc_number] => 20110072205 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'MEMORY DEVICE AND MEMORY SYSTEM COMPRISING SAME' [patent_app_type] => utility [patent_app_number] => 12/885728 [patent_app_country] => US [patent_app_date] => 2010-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 6615 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20110072205.pdf [firstpage_image] =>[orig_patent_app_number] => 12885728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8626949 [patent_doc_number] => 08359453 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-22 [patent_title] => 'Real address accessing in a coprocessor executing on behalf of an unprivileged process' [patent_app_type] => utility [patent_app_number] => 12/880787 [patent_app_country] => US [patent_app_date] => 2010-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 15090 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12880787 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8728265 [patent_doc_number] => 08407406 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-03-26 [patent_title] => 'Semiconductor memory device and method of testing the same' [patent_app_type] => utility [patent_app_number] => 12/880715 [patent_app_country] => US [patent_app_date] => 2010-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3910 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12880715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6057286 [patent_doc_number] => 20110113196 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-12 [patent_title] => 'AVOIDING MEMORY ACCESS LATENCY BY RETURNING HIT-MODIFIED WHEN HOLDING NON-MODIFIED DATA' [patent_app_type] => utility [patent_app_number] => 12/880958 [patent_app_country] => US [patent_app_date] => 2010-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2513 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0113/20110113196.pdf [firstpage_image] =>[orig_patent_app_number] => 12880958 [rel_patent_id] =>[rel_patent_doc_number] =>)