Hiep T. Nguyen

Array ( [id] => 877451 [patent_doc_number] => 07363424 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-22 [patent_title] => 'Content addressable memories (CAMs) based on a binary CAM and having at least three states' [patent_app_type] => utility [patent_app_number] => 11/619889 [patent_app_country] => US [patent_app_date] => 2007-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2253 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/363/07363424.pdf [firstpage_image] =>[orig_patent_app_number] => 11619889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7687840 [patent_doc_number] => 20070106858 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-10 [patent_title] => 'Checkpoint and consistency markers' [patent_app_type] => utility [patent_app_number] => 11/646783 [patent_app_country] => US [patent_app_date] => 2006-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9647 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0106/20070106858.pdf [firstpage_image] =>[orig_patent_app_number] => 11646783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 272237 [patent_doc_number] => 07565477 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-21 [patent_title] => 'Semiconductor device and method of controlling the same' [patent_app_type] => utility [patent_app_number] => 11/644031 [patent_app_country] => US [patent_app_date] => 2006-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 12542 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/565/07565477.pdf [firstpage_image] =>[orig_patent_app_number] => 11644031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4881834 [patent_doc_number] => 20080155217 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-26 [patent_title] => 'Semiconductor device and method of controlling the same' [patent_app_type] => utility [patent_app_number] => 11/644161 [patent_app_country] => US [patent_app_date] => 2006-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5927 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20080155217.pdf [firstpage_image] =>[orig_patent_app_number] => 11644161 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 86634 [patent_doc_number] => 07747833 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-29 [patent_title] => 'Independent link and bank selection' [patent_app_type] => utility [patent_app_number] => 11/643850 [patent_app_country] => US [patent_app_date] => 2006-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 7924 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/747/07747833.pdf [firstpage_image] =>[orig_patent_app_number] => 11643850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4512415 [patent_doc_number] => 07921263 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-05 [patent_title] => 'System and method for performing masked store operations in a processor' [patent_app_type] => utility [patent_app_number] => 11/643999 [patent_app_country] => US [patent_app_date] => 2006-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8348 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/921/07921263.pdf [firstpage_image] =>[orig_patent_app_number] => 11643999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 188378 [patent_doc_number] => 07650459 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-19 [patent_title] => 'High speed interface for non-volatile memory' [patent_app_type] => utility [patent_app_number] => 11/644270 [patent_app_country] => US [patent_app_date] => 2006-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3215 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/650/07650459.pdf [firstpage_image] =>[orig_patent_app_number] => 11644270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 127968 [patent_doc_number] => 07707370 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-27 [patent_title] => 'Information processing apparatus, information processing method, and program' [patent_app_type] => utility [patent_app_number] => 11/613310 [patent_app_country] => US [patent_app_date] => 2006-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 22 [patent_no_of_words] => 10745 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 299 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/707/07707370.pdf [firstpage_image] =>[orig_patent_app_number] => 11613310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7591423 [patent_doc_number] => 07653784 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-26 [patent_title] => 'Management computer, power supply control method and computer system' [patent_app_type] => utility [patent_app_number] => 11/638902 [patent_app_country] => US [patent_app_date] => 2006-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 44 [patent_no_of_words] => 20790 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/653/07653784.pdf [firstpage_image] =>[orig_patent_app_number] => 11638902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 272242 [patent_doc_number] => 07565482 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-07-21 [patent_title] => 'Method and device for scalable multiple match extraction from search data' [patent_app_type] => utility [patent_app_number] => 11/638649 [patent_app_country] => US [patent_app_date] => 2006-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 5908 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/565/07565482.pdf [firstpage_image] =>[orig_patent_app_number] => 11638649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7593749 [patent_doc_number] => 07627718 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-01 [patent_title] => 'Frozen ring cache' [patent_app_type] => utility [patent_app_number] => 11/639126 [patent_app_country] => US [patent_app_date] => 2006-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2297 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/627/07627718.pdf [firstpage_image] =>[orig_patent_app_number] => 11639126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4830017 [patent_doc_number] => 20080126782 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'PROVIDING CORE ROOT OF TRUST MEASUREMENT (CRTM) FOR SYSTEMS USING A BACKUP COPY OF BASIC INPUT/OUTPUT SYSTEM (BIOS)' [patent_app_type] => utility [patent_app_number] => 11/564096 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5002 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20080126782.pdf [firstpage_image] =>[orig_patent_app_number] => 11564096 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5081114 [patent_doc_number] => 20070124338 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'REMOVABLE MEDIUM APPARATUS AND CONTROL METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/564113 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4270 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20070124338.pdf [firstpage_image] =>[orig_patent_app_number] => 11564113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5114692 [patent_doc_number] => 20070198608 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-23 [patent_title] => 'SYSTEMS AND METHODS FOR CLASSIFYING AND TRANSFERRING INFORMATION IN A STORAGE NETWORK' [patent_app_type] => utility [patent_app_number] => 11/564163 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 23264 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0198/20070198608.pdf [firstpage_image] =>[orig_patent_app_number] => 11564163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5081313 [patent_doc_number] => 20070124537 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'REMOVABLE MEDIUM APPARATUS AND CONTROL METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/563879 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6811 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20070124537.pdf [firstpage_image] =>[orig_patent_app_number] => 11563879 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 107682 [patent_doc_number] => 07725671 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-25 [patent_title] => 'System and method for providing redundant access to metadata over a network' [patent_app_type] => utility [patent_app_number] => 11/564194 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 22952 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/725/07725671.pdf [firstpage_image] =>[orig_patent_app_number] => 11564194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4589773 [patent_doc_number] => 07831795 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-09 [patent_title] => 'Systems and methods for classifying and transferring information in a storage network' [patent_app_type] => utility [patent_app_number] => 11/564170 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 22955 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/831/07831795.pdf [firstpage_image] =>[orig_patent_app_number] => 11564170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 860331 [patent_doc_number] => 07376783 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-20 [patent_title] => 'Processor system using synchronous dynamic memory' [patent_app_type] => utility [patent_app_number] => 11/598661 [patent_app_country] => US [patent_app_date] => 2006-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 5205 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/376/07376783.pdf [firstpage_image] =>[orig_patent_app_number] => 11598661 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5042180 [patent_doc_number] => 20070094462 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-26 [patent_title] => 'PRIORITIZED BUS REQUEST SCHEDULING MECHANISM FOR PROCESSING DEVICES' [patent_app_type] => utility [patent_app_number] => 11/557183 [patent_app_country] => US [patent_app_date] => 2006-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5713 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0094/20070094462.pdf [firstpage_image] =>[orig_patent_app_number] => 11557183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 321311 [patent_doc_number] => 07523283 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-21 [patent_title] => 'Memory control circuit in a memory chip' [patent_app_type] => utility [patent_app_number] => 11/592152 [patent_app_country] => US [patent_app_date] => 2006-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4899 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/523/07523283.pdf [firstpage_image] =>[orig_patent_app_number] => 11592152 [rel_patent_id] =>[rel_patent_doc_number] =>)