Hieu C. Le

Array ( [id] => 3873679 [patent_doc_number] => 05793675 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Method of evaluating the gate oxide of non-volatile EPROM, EEPROM and flash-EEPROM memories' [patent_app_type] => 1 [patent_app_number] => 8/829935 [patent_app_country] => US [patent_app_date] => 1997-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3120 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793675.pdf [firstpage_image] =>[orig_patent_app_number] => 829935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4077551 [patent_doc_number] => 05867426 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Method of programming a flash memory cell' [patent_app_type] => 1 [patent_app_number] => 8/831044 [patent_app_country] => US [patent_app_date] => 1997-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3560 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867426.pdf [firstpage_image] =>[orig_patent_app_number] => 831044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3821349 [patent_doc_number] => 05831913 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Method of making a memory fault-tolerant using a variable size redundancy replacement configuration' [patent_app_type] => 1 [patent_app_number] => 8/825948 [patent_app_country] => US [patent_app_date] => 1997-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 6698 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831913.pdf [firstpage_image] =>[orig_patent_app_number] => 825948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3821364 [patent_doc_number] => 05831914 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Variable size redundancy replacement architecture to make a memory fault-tolerant' [patent_app_type] => 1 [patent_app_number] => 8/825949 [patent_app_country] => US [patent_app_date] => 1997-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 6591 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831914.pdf [firstpage_image] =>[orig_patent_app_number] => 825949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3845697 [patent_doc_number] => 05815448 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Semiconductor memory having redundancy circuit' [patent_app_type] => 1 [patent_app_number] => 8/825605 [patent_app_country] => US [patent_app_date] => 1997-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 36 [patent_no_of_words] => 16808 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 312 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/815/05815448.pdf [firstpage_image] =>[orig_patent_app_number] => 825605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4015166 [patent_doc_number] => 05859801 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'Flexible fuse placement in redundant semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/825312 [patent_app_country] => US [patent_app_date] => 1997-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5758 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/859/05859801.pdf [firstpage_image] =>[orig_patent_app_number] => 825312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3866835 [patent_doc_number] => 05768189 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Circuitry and method for stabilizing operating characteristics of memory against temperature variations' [patent_app_type] => 1 [patent_app_number] => 8/826047 [patent_app_country] => US [patent_app_date] => 1997-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2736 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/768/05768189.pdf [firstpage_image] =>[orig_patent_app_number] => 826047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853742 [patent_doc_number] => 05848011 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/824737 [patent_app_country] => US [patent_app_date] => 1997-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 5959 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 658 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/848/05848011.pdf [firstpage_image] =>[orig_patent_app_number] => 824737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3792354 [patent_doc_number] => 05818778 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Redundancy circuit for programmable integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/824591 [patent_app_country] => US [patent_app_date] => 1997-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2126 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818778.pdf [firstpage_image] =>[orig_patent_app_number] => 824591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3821237 [patent_doc_number] => 05831906 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Read/write collison-free static random access memory' [patent_app_type] => 1 [patent_app_number] => 8/827043 [patent_app_country] => US [patent_app_date] => 1997-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3592 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831906.pdf [firstpage_image] =>[orig_patent_app_number] => 827043 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4042842 [patent_doc_number] => 05856765 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-05 [patent_title] => 'Electronic device comprising an integrated time base' [patent_app_type] => 1 [patent_app_number] => 8/815721 [patent_app_country] => US [patent_app_date] => 1997-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1956 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/856/05856765.pdf [firstpage_image] =>[orig_patent_app_number] => 815721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4153226 [patent_doc_number] => 06061294 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Synchronous semiconductor memory device and method of controlling sensing process of synchronous dynamic RAM' [patent_app_type] => 1 [patent_app_number] => 8/813210 [patent_app_country] => US [patent_app_date] => 1997-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4601 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/061/06061294.pdf [firstpage_image] =>[orig_patent_app_number] => 813210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3798097 [patent_doc_number] => 05822256 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Method and circuitry for usage of partially functional nonvolatile memory' [patent_app_type] => 1 [patent_app_number] => 8/811194 [patent_app_country] => US [patent_app_date] => 1997-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 10658 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/822/05822256.pdf [firstpage_image] =>[orig_patent_app_number] => 811194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4064326 [patent_doc_number] => 05933376 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Semiconductor memory device with electrically programmable redundancy' [patent_app_type] => 1 [patent_app_number] => 8/808150 [patent_app_country] => US [patent_app_date] => 1997-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6004 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933376.pdf [firstpage_image] =>[orig_patent_app_number] => 808150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4064232 [patent_doc_number] => 05933369 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'RAM with synchronous write port using dynamic latches' [patent_app_type] => 1 [patent_app_number] => 8/808447 [patent_app_country] => US [patent_app_date] => 1997-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 28 [patent_no_of_words] => 5853 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933369.pdf [firstpage_image] =>[orig_patent_app_number] => 808447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4054504 [patent_doc_number] => 05912846 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-15 [patent_title] => 'Serial ferroelectric random access memory architecture to equalize column accesses and improve data retention reliability by mitigating imprint effects' [patent_app_type] => 1 [patent_app_number] => 8/810607 [patent_app_country] => US [patent_app_date] => 1997-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4428 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/912/05912846.pdf [firstpage_image] =>[orig_patent_app_number] => 810607 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3756858 [patent_doc_number] => 05717642 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Load signal generating method and circuit for nonvolatile memories' [patent_app_type] => 1 [patent_app_number] => 8/803915 [patent_app_country] => US [patent_app_date] => 1997-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3015 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717642.pdf [firstpage_image] =>[orig_patent_app_number] => 803915 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4019180 [patent_doc_number] => 05889699 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/805015 [patent_app_country] => US [patent_app_date] => 1997-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 16806 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 337 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/889/05889699.pdf [firstpage_image] =>[orig_patent_app_number] => 805015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3756900 [patent_doc_number] => 05802006 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-01 [patent_title] => 'Semiconductor memory of multiple-bank structure having block write function' [patent_app_type] => 1 [patent_app_number] => 8/803248 [patent_app_country] => US [patent_app_date] => 1997-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4090 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/802/05802006.pdf [firstpage_image] =>[orig_patent_app_number] => 803248 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4077696 [patent_doc_number] => 05867436 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Random access memory with a plurality amplifier groups for reading and writing in normal and test modes' [patent_app_type] => 1 [patent_app_number] => 8/803298 [patent_app_country] => US [patent_app_date] => 1997-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3006 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867436.pdf [firstpage_image] =>[orig_patent_app_number] => 803298 [rel_patent_id] =>[rel_patent_doc_number] =>)