
Hiwot E. Tefera
Examiner (ID: 17470, Phone: (571)270-3320 , Office: P/3637 )
| Most Active Art Unit | 3637 |
| Art Unit(s) | 3637 |
| Total Applications | 910 |
| Issued Applications | 645 |
| Pending Applications | 70 |
| Abandoned Applications | 214 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17993760
[patent_doc_number] => 20220359797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => WAVELENGTH CONVERSION COMPONENT
[patent_app_type] => utility
[patent_app_number] => 17/873124
[patent_app_country] => US
[patent_app_date] => 2022-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5628
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17873124
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/873124 | Wavelength conversion component | Jul 24, 2022 | Issued |
Array
(
[id] => 19837631
[patent_doc_number] => 20250089417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => DISPLAY APPARATUS, DISPLAY PANEL AND METHOD OF PREPARING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/560482
[patent_app_country] => US
[patent_app_date] => 2022-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18560482
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/560482 | DISPLAY APPARATUS, DISPLAY PANEL AND METHOD OF PREPARING THE SAME | Jul 18, 2022 | Pending |
Array
(
[id] => 18008847
[patent_doc_number] => 20220367614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => AVALANCHE-PROTECTED TRANSISTORS USING A BOTTOM BREAKDOWN CURRENT PATH AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/867843
[patent_app_country] => US
[patent_app_date] => 2022-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17867843
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/867843 | AVALANCHE-PROTECTED TRANSISTORS USING A BOTTOM BREAKDOWN CURRENT PATH AND METHODS OF FORMING THE SAME | Jul 18, 2022 | Pending |
Array
(
[id] => 17985970
[patent_doc_number] => 20220352007
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => Method For Manufacturing Body-Source-Tied SOI Transistor
[patent_app_type] => utility
[patent_app_number] => 17/863925
[patent_app_country] => US
[patent_app_date] => 2022-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5232
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17863925
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/863925 | Method for manufacturing body-source-tied SOI transistor | Jul 12, 2022 | Issued |
Array
(
[id] => 17949290
[patent_doc_number] => 20220336309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => SEMICONDUCTOR PACKAGE, INTEGRATED OPTICAL COMMUNICATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/857166
[patent_app_country] => US
[patent_app_date] => 2022-07-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10775
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17857166
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/857166 | Semiconductor package, integrated optical communication system | Jul 3, 2022 | Issued |
Array
(
[id] => 17949396
[patent_doc_number] => 20220336415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => GRID-BASED INTERCONNECT SYSTEM FOR MODULAR INTEGRATED CIRCUIT SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/856193
[patent_app_country] => US
[patent_app_date] => 2022-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17856193
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/856193 | GRID-BASED INTERCONNECT SYSTEM FOR MODULAR INTEGRATED CIRCUIT SYSTEMS | Jun 30, 2022 | Pending |
Array
(
[id] => 17933609
[patent_doc_number] => 20220328735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/852327
[patent_app_country] => US
[patent_app_date] => 2022-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9502
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17852327
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/852327 | Light emitting device | Jun 27, 2022 | Issued |
Array
(
[id] => 18757500
[patent_doc_number] => 20230360962
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => SOI Structures with Carbon in Body Regions for Improved RF-SOI Switches
[patent_app_type] => utility
[patent_app_number] => 17/847006
[patent_app_country] => US
[patent_app_date] => 2022-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9281
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17847006
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/847006 | SOI structures with carbon in body regions for improved RF-SOI switches | Jun 21, 2022 | Issued |
Array
(
[id] => 18849043
[patent_doc_number] => 20230411447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE COMPRISING A LATERAL SUPER JUNCTION FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/845715
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17845715
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/845715 | SEMICONDUCTOR DEVICE COMPRISING A LATERAL SUPER JUNCTION FIELD EFFECT TRANSISTOR | Jun 20, 2022 | Abandoned |
Array
(
[id] => 17917612
[patent_doc_number] => 20220320008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => MODULE
[patent_app_type] => utility
[patent_app_number] => 17/807930
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6790
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17807930
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/807930 | MODULE | Jun 20, 2022 | Abandoned |
Array
(
[id] => 19444539
[patent_doc_number] => 12094830
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Integrated fan-out (InFO) package structure
[patent_app_type] => utility
[patent_app_number] => 17/840636
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 5713
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17840636
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/840636 | Integrated fan-out (InFO) package structure | Jun 14, 2022 | Issued |
Array
(
[id] => 19349405
[patent_doc_number] => 20240258369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => SUPER JUNCTION SEMICONDUCTOR POWER DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/019083
[patent_app_country] => US
[patent_app_date] => 2022-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1602
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18019083
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/019083 | Super junction semiconductor power device | Jun 13, 2022 | Issued |
Array
(
[id] => 18439908
[patent_doc_number] => 20230187203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => SEMICONDUCTOR DEVICE MANUFACTURING METHOD, SEMICONDUCTOR MEMORY DEVICE MANUFACTURING METHOD, SEMICONDUCTOR MEMORY DEVICE, AND SUBSTRATE TREATMENT APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/806282
[patent_app_country] => US
[patent_app_date] => 2022-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10516
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17806282
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/806282 | Semiconductor device manufacturing method, semiconductor memory device manufacturing method, semiconductor memory device, and substrate treatment apparatus | Jun 9, 2022 | Issued |
Array
(
[id] => 20216186
[patent_doc_number] => 12412840
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Power module with multi-layer substrate and second insulation layer to increase power density
[patent_app_type] => utility
[patent_app_number] => 17/830291
[patent_app_country] => US
[patent_app_date] => 2022-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17830291
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/830291 | Power module with multi-layer substrate and second insulation layer to increase power density | May 31, 2022 | Issued |
Array
(
[id] => 19704930
[patent_doc_number] => 12198977
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Manufacturing method of semiconductor structure having elastic member within via
[patent_app_type] => utility
[patent_app_number] => 17/752642
[patent_app_country] => US
[patent_app_date] => 2022-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 8327
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17752642
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/752642 | Manufacturing method of semiconductor structure having elastic member within via | May 23, 2022 | Issued |
Array
(
[id] => 20496924
[patent_doc_number] => 12538818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-27
[patent_title] => Substrate including bridge and electronic device
[patent_app_type] => utility
[patent_app_number] => 17/749623
[patent_app_country] => US
[patent_app_date] => 2022-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 1111
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17749623
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/749623 | Substrate including bridge and electronic device | May 19, 2022 | Issued |
Array
(
[id] => 17871053
[patent_doc_number] => 20220293790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => Asymmetric Halo-Implant Body-Source-Tied Semiconductor-On-Insulator (SOI) Device
[patent_app_type] => utility
[patent_app_number] => 17/748863
[patent_app_country] => US
[patent_app_date] => 2022-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7419
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17748863
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/748863 | Asymmetric halo-implant body-source-tied semiconductor-on-insulator (SOI) device | May 18, 2022 | Issued |
Array
(
[id] => 20082663
[patent_doc_number] => 12356765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 17/663931
[patent_app_country] => US
[patent_app_date] => 2022-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 24666
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17663931
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/663931 | Display device | May 17, 2022 | Issued |
Array
(
[id] => 20734568
[patent_doc_number] => 12641833
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => Thin film transistor, manufacturing method thereof and circuit
[patent_app_type] => utility
[patent_app_number] => 18/028182
[patent_app_country] => US
[patent_app_date] => 2022-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 5577
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18028182
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/028182 | Thin film transistor, manufacturing method thereof and circuit | May 10, 2022 | Issued |
| 17/735450 | SOI Structures Including an Indium Retrograde P-Well for Improved RF-SOI Switches | May 2, 2022 | Abandoned |