Hoa B. Trinh

Array ( [id] => 7750615 [patent_doc_number] => 20120025389 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-02-02 [patent_title] => 'Hermetic Wafer Level Packaging' [patent_app_type] => utility [patent_app_number] => 12/846504 [patent_app_country] => US [patent_app_date] => 2010-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3744 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20120025389.pdf [firstpage_image] =>[orig_patent_app_number] => 12846504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8538770 [patent_doc_number] => 08314491 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-20 [patent_title] => 'Manufacturing method of semiconductor device and semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/845937 [patent_app_country] => US [patent_app_date] => 2010-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 6944 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12845937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7750637 [patent_doc_number] => 20120025401 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-02-02 [patent_title] => 'INTEGRATED CIRCUIT PACKAGE WITH VOLTAGE DISTRIBUTOR' [patent_app_type] => utility [patent_app_number] => 12/844922 [patent_app_country] => US [patent_app_date] => 2010-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4252 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20120025401.pdf [firstpage_image] =>[orig_patent_app_number] => 12844922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7750628 [patent_doc_number] => 20120025396 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-02-02 [patent_title] => 'SEMICONDUCTOR DEVICE WITH DIE STACK ARRANGEMENT INCLUDING STAGGERED DIE AND EFFICIENT WIRE BONDING' [patent_app_type] => utility [patent_app_number] => 12/844959 [patent_app_country] => US [patent_app_date] => 2010-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 6429 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20120025396.pdf [firstpage_image] =>[orig_patent_app_number] => 12844959 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6193159 [patent_doc_number] => 20110024913 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-03 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/844371 [patent_app_country] => US [patent_app_date] => 2010-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4594 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20110024913.pdf [firstpage_image] =>[orig_patent_app_number] => 12844371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8217446 [patent_doc_number] => 20120133061 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-31 [patent_title] => 'PHOTOSENSITIVE ADHESIVE, AND FILM ADHESIVE, ADHESIVE SHEET, ADHESIVE PATTERN, SEMICONDUCTOR WAFER WITH ADHESIVE LAYER, AND SEMICONDUCTOR DEVICE, WHICH ARE MADE USING SAME' [patent_app_type] => utility [patent_app_number] => 13/380349 [patent_app_country] => US [patent_app_date] => 2010-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 21886 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13380349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8154933 [patent_doc_number] => 20120098147 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-04-26 [patent_title] => 'PLASMA TREATMENT METHOD' [patent_app_type] => utility [patent_app_number] => 13/380843 [patent_app_country] => US [patent_app_date] => 2010-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6063 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20120098147.pdf [firstpage_image] =>[orig_patent_app_number] => 13380843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8328595 [patent_doc_number] => 08236690 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-07 [patent_title] => 'Method for fabricating semiconductor package substrate having different thicknesses between wire bonding pad and ball pad' [patent_app_type] => utility [patent_app_number] => 12/801723 [patent_app_country] => US [patent_app_date] => 2010-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 26 [patent_no_of_words] => 4385 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12801723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6021157 [patent_doc_number] => 20110049483 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'ORGANIC ELECTROLUMINESCENCE DEVICE' [patent_app_type] => utility [patent_app_number] => 12/816030 [patent_app_country] => US [patent_app_date] => 2010-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 12831 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20110049483.pdf [firstpage_image] =>[orig_patent_app_number] => 12816030 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8283325 [patent_doc_number] => 08217430 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-10 [patent_title] => 'Power line layout techniques for integrated circuits having modular cells' [patent_app_type] => utility [patent_app_number] => 12/786003 [patent_app_country] => US [patent_app_date] => 2010-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2144 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12786003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6461214 [patent_doc_number] => 20100206133 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-19 [patent_title] => 'METHOD OF REFINING SOLDER MATERIALS' [patent_app_type] => utility [patent_app_number] => 12/769130 [patent_app_country] => US [patent_app_date] => 2010-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3114 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20100206133.pdf [firstpage_image] =>[orig_patent_app_number] => 12769130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6483017 [patent_doc_number] => 20100208441 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-19 [patent_title] => 'Bonding pad structure, electronic device having a bonding pad structure and methods of fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/662608 [patent_app_country] => US [patent_app_date] => 2010-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6023 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0208/20100208441.pdf [firstpage_image] =>[orig_patent_app_number] => 12662608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8470325 [patent_doc_number] => 08299503 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-30 [patent_title] => 'Memory cell for modification of revision identifier in an integrated circuit chip' [patent_app_type] => utility [patent_app_number] => 12/751722 [patent_app_country] => US [patent_app_date] => 2010-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 52 [patent_no_of_words] => 7290 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12751722 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8578153 [patent_doc_number] => 08344363 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-01 [patent_title] => 'Semiconductor device and method of manufacturing same' [patent_app_type] => utility [patent_app_number] => 12/750325 [patent_app_country] => US [patent_app_date] => 2010-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 27 [patent_no_of_words] => 13413 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12750325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7535640 [patent_doc_number] => 08049268 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-01 [patent_title] => 'Dielectric structure in nonvolatile memory device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/748967 [patent_app_country] => US [patent_app_date] => 2010-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3543 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/049/08049268.pdf [firstpage_image] =>[orig_patent_app_number] => 12748967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9127813 [patent_doc_number] => 08575764 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-05 [patent_title] => 'Semiconductor device and method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/659968 [patent_app_country] => US [patent_app_date] => 2010-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 37 [patent_no_of_words] => 10543 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12659968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6605549 [patent_doc_number] => 20100171200 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-08 [patent_title] => 'SEMICONDUCTOR CHIP PACKAGE' [patent_app_type] => utility [patent_app_number] => 12/727067 [patent_app_country] => US [patent_app_date] => 2010-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4387 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20100171200.pdf [firstpage_image] =>[orig_patent_app_number] => 12727067 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4639391 [patent_doc_number] => 08017418 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-13 [patent_title] => 'Semiconductor image sensor and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/717513 [patent_app_country] => US [patent_app_date] => 2010-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 6615 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/017/08017418.pdf [firstpage_image] =>[orig_patent_app_number] => 12717513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6311442 [patent_doc_number] => 20100193967 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-05 [patent_title] => 'DICING TAPE-INTEGRATED WAFER BACK SURFACE PROTECTIVE FILM' [patent_app_type] => utility [patent_app_number] => 12/696112 [patent_app_country] => US [patent_app_date] => 2010-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 17443 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20100193967.pdf [firstpage_image] =>[orig_patent_app_number] => 12696112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6311446 [patent_doc_number] => 20100193969 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-05 [patent_title] => 'DICING TAPE-INTEGRATED WAFER BACK SURFACE PROTECTIVE FILM' [patent_app_type] => utility [patent_app_number] => 12/696174 [patent_app_country] => US [patent_app_date] => 2010-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 17809 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20100193969.pdf [firstpage_image] =>[orig_patent_app_number] => 12696174 [rel_patent_id] =>[rel_patent_doc_number] =>)