
Hoa B. Trinh
Examiner (ID: 4300, Phone: (571)272-1719 , Office: P/2817 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2817, 2813, 2893, 3731, 2814 |
| Total Applications | 1769 |
| Issued Applications | 1421 |
| Pending Applications | 107 |
| Abandoned Applications | 243 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4532400
[patent_doc_number] => 07923797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-12
[patent_title] => 'Solid-state image sensing device driving method and solid-state image sensing apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/003719
[patent_app_country] => US
[patent_app_date] => 2007-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5870
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 342
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/923/07923797.pdf
[firstpage_image] =>[orig_patent_app_number] => 12003719
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/003719 | Solid-state image sensing device driving method and solid-state image sensing apparatus | Dec 30, 2007 | Issued |
Array
(
[id] => 5432079
[patent_doc_number] => 20090166665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'Encapsulated optoelectronic device'
[patent_app_type] => utility
[patent_app_number] => 12/006167
[patent_app_country] => US
[patent_app_date] => 2007-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6942
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20090166665.pdf
[firstpage_image] =>[orig_patent_app_number] => 12006167
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/006167 | Encapsulated optoelectronic device | Dec 30, 2007 | Abandoned |
Array
(
[id] => 4806282
[patent_doc_number] => 20080169860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-17
[patent_title] => 'MULTICHIP PACKAGE HAVING A PLURALITY OF SEMICONDUCTOR CHIPS SHARING TEMPERATURE INFORMATION'
[patent_app_type] => utility
[patent_app_number] => 11/966235
[patent_app_country] => US
[patent_app_date] => 2007-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3832
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20080169860.pdf
[firstpage_image] =>[orig_patent_app_number] => 11966235
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/966235 | MULTICHIP PACKAGE HAVING A PLURALITY OF SEMICONDUCTOR CHIPS SHARING TEMPERATURE INFORMATION | Dec 27, 2007 | Abandoned |
Array
(
[id] => 4749178
[patent_doc_number] => 20080157249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-03
[patent_title] => 'Image sensor and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 12/004687
[patent_app_country] => US
[patent_app_date] => 2007-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2981
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20080157249.pdf
[firstpage_image] =>[orig_patent_app_number] => 12004687
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/004687 | Image sensor and method of fabricating the same | Dec 19, 2007 | Issued |
Array
(
[id] => 4745772
[patent_doc_number] => 20080090374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-17
[patent_title] => 'Methods of Forming Capacitors'
[patent_app_type] => utility
[patent_app_number] => 11/954902
[patent_app_country] => US
[patent_app_date] => 2007-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2965
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20080090374.pdf
[firstpage_image] =>[orig_patent_app_number] => 11954902
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/954902 | Methods of forming capacitors | Dec 11, 2007 | Issued |
Array
(
[id] => 83444
[patent_doc_number] => 07741175
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-22
[patent_title] => 'Methods of forming capacitors'
[patent_app_type] => utility
[patent_app_number] => 11/954913
[patent_app_country] => US
[patent_app_date] => 2007-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3055
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/741/07741175.pdf
[firstpage_image] =>[orig_patent_app_number] => 11954913
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/954913 | Methods of forming capacitors | Dec 11, 2007 | Issued |
Array
(
[id] => 5276895
[patent_doc_number] => 20090129027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-21
[patent_title] => ' INTEGRATED NON-ISOLATED VRM AND MICROPROCESSOR ASSEMBLY'
[patent_app_type] => utility
[patent_app_number] => 11/942927
[patent_app_country] => US
[patent_app_date] => 2007-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1657
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20090129027.pdf
[firstpage_image] =>[orig_patent_app_number] => 11942927
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/942927 | Integrated non-isolated VRM and microprocessor assembly | Nov 19, 2007 | Issued |
Array
(
[id] => 6448407
[patent_doc_number] => 20100038794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-18
[patent_title] => 'THREE DIMENSIONAL NANOSCALE CIRCUIT INTERCONNECT AND METHOD OF ASSEMBLY BY DIELECTROPHORESIS'
[patent_app_type] => utility
[patent_app_number] => 12/513925
[patent_app_country] => US
[patent_app_date] => 2007-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4680
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20100038794.pdf
[firstpage_image] =>[orig_patent_app_number] => 12513925
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/513925 | Three dimensional nanoscale circuit interconnect and method of assembly by dielectrophoresis | Nov 7, 2007 | Issued |
Array
(
[id] => 5389148
[patent_doc_number] => 20090206460
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-20
[patent_title] => 'Intermediate Bond Pad for Stacked Semiconductor Chip Package'
[patent_app_type] => utility
[patent_app_number] => 11/928996
[patent_app_country] => US
[patent_app_date] => 2007-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2256
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0206/20090206460.pdf
[firstpage_image] =>[orig_patent_app_number] => 11928996
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/928996 | Intermediate Bond Pad for Stacked Semiconductor Chip Package | Oct 29, 2007 | Abandoned |
Array
(
[id] => 4797544
[patent_doc_number] => 20080009130
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-10
[patent_title] => 'UNDERFILL AND MOLD COMPOUNDS INCLUDING SILOXANE-BASED AROMATIC DIAMINES'
[patent_app_type] => utility
[patent_app_number] => 11/856265
[patent_app_country] => US
[patent_app_date] => 2007-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2544
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20080009130.pdf
[firstpage_image] =>[orig_patent_app_number] => 11856265
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/856265 | Underfill and mold compounds including siloxane-based aromatic diamines | Sep 16, 2007 | Issued |
Array
(
[id] => 4932939
[patent_doc_number] => 20080003714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-03
[patent_title] => 'CHIP-PACKAGING WITH BONDING OPTIONS CONNECTED TO A PACKAGE SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 11/854558
[patent_app_country] => US
[patent_app_date] => 2007-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2614
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20080003714.pdf
[firstpage_image] =>[orig_patent_app_number] => 11854558
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/854558 | CHIP-PACKAGING WITH BONDING OPTIONS CONNECTED TO A PACKAGE SUBSTRATE | Sep 12, 2007 | Abandoned |
Array
(
[id] => 9428184
[patent_doc_number] => 08704263
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-22
[patent_title] => 'Light emitting apparatus with an opening part, manufacturing method thereof, and light unit'
[patent_app_type] => utility
[patent_app_number] => 11/844837
[patent_app_country] => US
[patent_app_date] => 2007-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 4234
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11844837
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/844837 | Light emitting apparatus with an opening part, manufacturing method thereof, and light unit | Aug 23, 2007 | Issued |
Array
(
[id] => 5046069
[patent_doc_number] => 20070264742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Glass substrate and capacitance-type pressure sensor using the same'
[patent_app_type] => utility
[patent_app_number] => 11/880345
[patent_app_country] => US
[patent_app_date] => 2007-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7673
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0264/20070264742.pdf
[firstpage_image] =>[orig_patent_app_number] => 11880345
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/880345 | Glass substrate and capacitance-type pressure sensor using the same | Jul 18, 2007 | Abandoned |
Array
(
[id] => 8715073
[patent_doc_number] => 08401219
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-19
[patent_title] => 'Headset connector'
[patent_app_type] => utility
[patent_app_number] => 11/824444
[patent_app_country] => US
[patent_app_date] => 2007-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 60
[patent_figures_cnt] => 93
[patent_no_of_words] => 33180
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11824444
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/824444 | Headset connector | Jun 27, 2007 | Issued |
Array
(
[id] => 6339556
[patent_doc_number] => 20100019872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-28
[patent_title] => 'WIDE BAND AND RADIO FREQUENCY WAVEGUIDE AND HYBRID INTEGRATION IN A SILICON PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 11/761108
[patent_app_country] => US
[patent_app_date] => 2007-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4765
[patent_no_of_claims] => 83
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20100019872.pdf
[firstpage_image] =>[orig_patent_app_number] => 11761108
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/761108 | Wide band and radio frequency waveguide and hybrid integration in a silicon package | Jun 10, 2007 | Issued |
Array
(
[id] => 5394986
[patent_doc_number] => 20090315049
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'OPTICAL SEMICONDUCTOR ELEMENT MOUNTING PACKAGE, AND OPTICAL SEMICONDUCTOR DEVICE USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/303188
[patent_app_country] => US
[patent_app_date] => 2007-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5530
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20090315049.pdf
[firstpage_image] =>[orig_patent_app_number] => 12303188
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/303188 | Optical semiconductor element mounting package, and optical semiconductor device using the same | May 20, 2007 | Issued |
Array
(
[id] => 6364913
[patent_doc_number] => 20100074462
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-25
[patent_title] => 'Headset and Method of Using the Same'
[patent_app_type] => utility
[patent_app_number] => 11/913309
[patent_app_country] => US
[patent_app_date] => 2007-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3725
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0074/20100074462.pdf
[firstpage_image] =>[orig_patent_app_number] => 11913309
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/913309 | Headset and Method of Using the Same | May 3, 2007 | Abandoned |
Array
(
[id] => 228735
[patent_doc_number] => 07601548
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-13
[patent_title] => 'Methods of fabricating ferroelectric capacitors having oxidation barrier conductive layers and lower electrodes disposed in trenches defined by supporting insulating layers'
[patent_app_type] => utility
[patent_app_number] => 11/800201
[patent_app_country] => US
[patent_app_date] => 2007-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 35
[patent_no_of_words] => 7582
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/601/07601548.pdf
[firstpage_image] =>[orig_patent_app_number] => 11800201
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/800201 | Methods of fabricating ferroelectric capacitors having oxidation barrier conductive layers and lower electrodes disposed in trenches defined by supporting insulating layers | May 3, 2007 | Issued |
Array
(
[id] => 4533553
[patent_doc_number] => 07888201
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-15
[patent_title] => 'Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors'
[patent_app_type] => utility
[patent_app_number] => 11/789616
[patent_app_country] => US
[patent_app_date] => 2007-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 7552
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/888/07888201.pdf
[firstpage_image] =>[orig_patent_app_number] => 11789616
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/789616 | Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors | Apr 24, 2007 | Issued |
Array
(
[id] => 4986391
[patent_doc_number] => 20070152729
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-05
[patent_title] => 'METHOD OF DRIVING A DUAL GATED MOSFET'
[patent_app_type] => utility
[patent_app_number] => 11/682613
[patent_app_country] => US
[patent_app_date] => 2007-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2879
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0152/20070152729.pdf
[firstpage_image] =>[orig_patent_app_number] => 11682613
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/682613 | METHOD OF DRIVING A DUAL GATED MOSFET | Mar 5, 2007 | Abandoned |