Hoa B. Trinh

Array ( [id] => 585783 [patent_doc_number] => 07449720 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-11 [patent_title] => 'Epitaxial wafer for semiconductor light-emitting devices, and semiconductor light-emitting device' [patent_app_type] => utility [patent_app_number] => 11/105589 [patent_app_country] => US [patent_app_date] => 2005-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4461 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/449/07449720.pdf [firstpage_image] =>[orig_patent_app_number] => 11105589 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 810539 [patent_doc_number] => 07417296 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-26 [patent_title] => 'Dielectric isolation type semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/104478 [patent_app_country] => US [patent_app_date] => 2005-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 21 [patent_no_of_words] => 12332 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 295 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/417/07417296.pdf [firstpage_image] =>[orig_patent_app_number] => 11104478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6942627 [patent_doc_number] => 20050194675 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Capacitor-related systems for addressing package/motherboard resonance' [patent_app_type] => utility [patent_app_number] => 11/103939 [patent_app_country] => US [patent_app_date] => 2005-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 3280 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20050194675.pdf [firstpage_image] =>[orig_patent_app_number] => 11103939 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 168172 [patent_doc_number] => 07666734 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-23 [patent_title] => 'Semiconductor device having a fuse' [patent_app_type] => utility [patent_app_number] => 11/085863 [patent_app_country] => US [patent_app_date] => 2005-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 24 [patent_no_of_words] => 3313 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/666/07666734.pdf [firstpage_image] =>[orig_patent_app_number] => 11085863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6942644 [patent_doc_number] => 20050194692 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Guard ring of a combination wafer or singulated die' [patent_app_type] => utility [patent_app_number] => 11/086187 [patent_app_country] => US [patent_app_date] => 2005-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2408 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20050194692.pdf [firstpage_image] =>[orig_patent_app_number] => 11086187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7036776 [patent_doc_number] => 20050156210 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-21 [patent_title] => 'Methods of forming reacted conductive gate electrodes' [patent_app_type] => utility [patent_app_number] => 11/073976 [patent_app_country] => US [patent_app_date] => 2005-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5245 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20050156210.pdf [firstpage_image] =>[orig_patent_app_number] => 11073976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7072598 [patent_doc_number] => 20050145864 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Semiconductor light-emitting element and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/054409 [patent_app_country] => US [patent_app_date] => 2005-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7160 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20050145864.pdf [firstpage_image] =>[orig_patent_app_number] => 11054409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7073106 [patent_doc_number] => 20050146372 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Method of driving a dual gated MOSFET' [patent_app_type] => utility [patent_app_number] => 11/052264 [patent_app_country] => US [patent_app_date] => 2005-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2857 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20050146372.pdf [firstpage_image] =>[orig_patent_app_number] => 11052264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 795852 [patent_doc_number] => 07429768 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-30 [patent_title] => 'Semiconductor device having a trench surrounding each of plural unit cells' [patent_app_type] => utility [patent_app_number] => 11/018499 [patent_app_country] => US [patent_app_date] => 2004-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 30 [patent_no_of_words] => 4522 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/429/07429768.pdf [firstpage_image] =>[orig_patent_app_number] => 11018499 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 239524 [patent_doc_number] => 07592241 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-22 [patent_title] => 'Semiconductor device having well with peak impurity concentrations and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/017859 [patent_app_country] => US [patent_app_date] => 2004-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 22 [patent_no_of_words] => 6991 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/592/07592241.pdf [firstpage_image] =>[orig_patent_app_number] => 11017859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6903401 [patent_doc_number] => 20050098796 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-12 [patent_title] => 'Methods and apparatus for a semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/011729 [patent_app_country] => US [patent_app_date] => 2004-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2467 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20050098796.pdf [firstpage_image] =>[orig_patent_app_number] => 11011729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7605454 [patent_doc_number] => 07115475 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-03 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/002638 [patent_app_country] => US [patent_app_date] => 2004-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 41 [patent_no_of_words] => 11195 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/115/07115475.pdf [firstpage_image] =>[orig_patent_app_number] => 11002638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 773417 [patent_doc_number] => 07001807 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-02-21 [patent_title] => 'Fully isolated dielectric memory cell structure for a dual bit nitride storage device and process for making same' [patent_app_type] => utility [patent_app_number] => 10/997345 [patent_app_country] => US [patent_app_date] => 2004-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3957 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/001/07001807.pdf [firstpage_image] =>[orig_patent_app_number] => 10997345 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 675711 [patent_doc_number] => 07087464 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Method and structure for a wafer level packaging' [patent_app_type] => utility [patent_app_number] => 10/986104 [patent_app_country] => US [patent_app_date] => 2004-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 4912 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/087/07087464.pdf [firstpage_image] =>[orig_patent_app_number] => 10986104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5805209 [patent_doc_number] => 20060091562 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-04 [patent_title] => 'Flip chip BGA process and package with stiffener ring' [patent_app_type] => utility [patent_app_number] => 10/978008 [patent_app_country] => US [patent_app_date] => 2004-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2687 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20060091562.pdf [firstpage_image] =>[orig_patent_app_number] => 10978008 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 803616 [patent_doc_number] => 07423321 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-09 [patent_title] => 'Double gate MOSFET device' [patent_app_type] => utility [patent_app_number] => 10/976278 [patent_app_country] => US [patent_app_date] => 2004-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 3073 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/423/07423321.pdf [firstpage_image] =>[orig_patent_app_number] => 10976278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6915443 [patent_doc_number] => 20050093004 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-05 [patent_title] => 'Thin film light emitting diode' [patent_app_type] => utility [patent_app_number] => 10/975095 [patent_app_country] => US [patent_app_date] => 2004-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3939 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0093/20050093004.pdf [firstpage_image] =>[orig_patent_app_number] => 10975095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5741288 [patent_doc_number] => 20060087010 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-27 [patent_title] => 'IC substrate and manufacturing method thereof and semiconductor element package thereby' [patent_app_type] => utility [patent_app_number] => 10/972349 [patent_app_country] => US [patent_app_date] => 2004-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 2627 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0087/20060087010.pdf [firstpage_image] =>[orig_patent_app_number] => 10972349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7101469 [patent_doc_number] => 20050104195 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-19 [patent_title] => 'Heat spreader and semiconductor device package having the same' [patent_app_type] => utility [patent_app_number] => 10/972689 [patent_app_country] => US [patent_app_date] => 2004-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2153 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20050104195.pdf [firstpage_image] =>[orig_patent_app_number] => 10972689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 436214 [patent_doc_number] => 07262472 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-28 [patent_title] => 'Semiconductor device having stress and its manufacture method' [patent_app_type] => utility [patent_app_number] => 10/970158 [patent_app_country] => US [patent_app_date] => 2004-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 31 [patent_no_of_words] => 5294 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/262/07262472.pdf [firstpage_image] =>[orig_patent_app_number] => 10970158 [rel_patent_id] =>[rel_patent_doc_number] =>)