Hoa B. Trinh

Array ( [id] => 7203910 [patent_doc_number] => 20050052823 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-10 [patent_title] => 'Ferroelectric capacitor' [patent_app_type] => utility [patent_app_number] => 10/967210 [patent_app_country] => US [patent_app_date] => 2004-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 6604 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20050052823.pdf [firstpage_image] =>[orig_patent_app_number] => 10967210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 225296 [patent_doc_number] => 07605481 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-20 [patent_title] => 'Nickel alloy sputtering target and nickel alloy thin film' [patent_app_type] => utility [patent_app_number] => 10/575888 [patent_app_country] => US [patent_app_date] => 2004-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4559 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/605/07605481.pdf [firstpage_image] =>[orig_patent_app_number] => 10575888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5713201 [patent_doc_number] => 20060076564 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-13 [patent_title] => 'Gallium-nitride based semiconductor device buffer layer structure' [patent_app_type] => utility [patent_app_number] => 10/964348 [patent_app_country] => US [patent_app_date] => 2004-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2173 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20060076564.pdf [firstpage_image] =>[orig_patent_app_number] => 10964348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7234823 [patent_doc_number] => 20050079652 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-14 [patent_title] => 'Method of producing multilayer wired circuit board' [patent_app_type] => utility [patent_app_number] => 10/959108 [patent_app_country] => US [patent_app_date] => 2004-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5688 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20050079652.pdf [firstpage_image] =>[orig_patent_app_number] => 10959108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7203986 [patent_doc_number] => 20050042849 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => 'Reacted conductive gate electrodes' [patent_app_type] => utility [patent_app_number] => 10/944618 [patent_app_country] => US [patent_app_date] => 2004-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5245 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20050042849.pdf [firstpage_image] =>[orig_patent_app_number] => 10944618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6969669 [patent_doc_number] => 20050035379 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-17 [patent_title] => 'Semiconductor device structured to prevent oxide damage during HDP CVD' [patent_app_type] => utility [patent_app_number] => 10/942786 [patent_app_country] => US [patent_app_date] => 2004-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2522 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20050035379.pdf [firstpage_image] =>[orig_patent_app_number] => 10942786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7125186 [patent_doc_number] => 20050056930 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/938229 [patent_app_country] => US [patent_app_date] => 2004-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4335 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20050056930.pdf [firstpage_image] =>[orig_patent_app_number] => 10938229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 803626 [patent_doc_number] => 07423331 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-09 [patent_title] => 'Molded stiffener for thin substrates' [patent_app_type] => utility [patent_app_number] => 10/932940 [patent_app_country] => US [patent_app_date] => 2004-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 4313 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 33 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/423/07423331.pdf [firstpage_image] =>[orig_patent_app_number] => 10932940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6903418 [patent_doc_number] => 20050098813 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-12 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/931119 [patent_app_country] => US [patent_app_date] => 2004-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7642 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20050098813.pdf [firstpage_image] =>[orig_patent_app_number] => 10931119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7203825 [patent_doc_number] => 20050042821 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => 'Methods of forming semiconductor circuitry, and semiconductor circuit constructions' [patent_app_type] => utility [patent_app_number] => 10/931569 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4619 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20050042821.pdf [firstpage_image] =>[orig_patent_app_number] => 10931569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7154637 [patent_doc_number] => 20050026347 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-03 [patent_title] => 'Methods of forming semiconductor logic circuitry, and semiconductor logic circuit constructions' [patent_app_type] => utility [patent_app_number] => 10/931579 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4621 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20050026347.pdf [firstpage_image] =>[orig_patent_app_number] => 10931579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 840784 [patent_doc_number] => 07391103 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-06-24 [patent_title] => 'Electronic module having plug contacts and method for producing it' [patent_app_type] => utility [patent_app_number] => 10/928458 [patent_app_country] => US [patent_app_date] => 2004-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3823 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/391/07391103.pdf [firstpage_image] =>[orig_patent_app_number] => 10928458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 972538 [patent_doc_number] => 06936862 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-30 [patent_title] => 'Light emitting diode package' [patent_app_type] => utility [patent_app_number] => 10/710928 [patent_app_country] => US [patent_app_date] => 2004-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4916 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/936/06936862.pdf [firstpage_image] =>[orig_patent_app_number] => 10710928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7191574 [patent_doc_number] => 20050040527 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => '[CHIP STRUCTURE]' [patent_app_type] => utility [patent_app_number] => 10/710908 [patent_app_country] => US [patent_app_date] => 2004-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2398 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20050040527.pdf [firstpage_image] =>[orig_patent_app_number] => 10710908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7089222 [patent_doc_number] => 20050009335 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Apparatuses for treating pluralities of discrete semiconductor substrates; and methods for treating pluralities of discrete semiconductor substrates' [patent_app_type] => utility [patent_app_number] => 10/914828 [patent_app_country] => US [patent_app_date] => 2004-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6327 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20050009335.pdf [firstpage_image] =>[orig_patent_app_number] => 10914828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7030807 [patent_doc_number] => 20050029529 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Light-emitting diode array' [patent_app_type] => utility [patent_app_number] => 10/910658 [patent_app_country] => US [patent_app_date] => 2004-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5441 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20050029529.pdf [firstpage_image] =>[orig_patent_app_number] => 10910658 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6949782 [patent_doc_number] => 20050224876 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => '[STRUCTURE OF LTPS-TFT AND METHOD OF FABRICATING CHANNEL LAYER THEREOF]' [patent_app_type] => utility [patent_app_number] => 10/710729 [patent_app_country] => US [patent_app_date] => 2004-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3733 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20050224876.pdf [firstpage_image] =>[orig_patent_app_number] => 10710729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7125190 [patent_doc_number] => 20050056934 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'Wiring and manufacturing method thereof, semiconductor device comprising said wiring, and dry etching method' [patent_app_type] => utility [patent_app_number] => 10/902358 [patent_app_country] => US [patent_app_date] => 2004-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9914 [patent_no_of_claims] => 91 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20050056934.pdf [firstpage_image] =>[orig_patent_app_number] => 10902358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 484461 [patent_doc_number] => 07221041 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-22 [patent_title] => 'Multi-chips module package and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/900089 [patent_app_country] => US [patent_app_date] => 2004-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 3212 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/221/07221041.pdf [firstpage_image] =>[orig_patent_app_number] => 10900089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 634076 [patent_doc_number] => 07129132 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-31 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/895087 [patent_app_country] => US [patent_app_date] => 2004-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 68 [patent_no_of_words] => 20445 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/129/07129132.pdf [firstpage_image] =>[orig_patent_app_number] => 10895087 [rel_patent_id] =>[rel_patent_doc_number] =>)