Hoa B. Trinh

Array ( [id] => 1021460 [patent_doc_number] => 06887753 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-03 [patent_title] => 'Methods of forming semiconductor circuitry, and semiconductor circuit constructions' [patent_app_type] => utility [patent_app_number] => 09/797098 [patent_app_country] => US [patent_app_date] => 2001-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 4621 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/887/06887753.pdf [firstpage_image] =>[orig_patent_app_number] => 09797098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 993593 [patent_doc_number] => 06916692 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-12 [patent_title] => 'Pixel array for LC silicon light valve featuring pixels with overlapping edges' [patent_app_type] => utility [patent_app_number] => 09/797054 [patent_app_country] => US [patent_app_date] => 2001-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 34 [patent_no_of_words] => 3858 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/916/06916692.pdf [firstpage_image] =>[orig_patent_app_number] => 09797054 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6519347 [patent_doc_number] => 20020026214 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-28 [patent_title] => 'Surgical fastener' [patent_app_type] => new [patent_app_number] => 09/779666 [patent_app_country] => US [patent_app_date] => 2001-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 44 [patent_figures_cnt] => 44 [patent_no_of_words] => 20594 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20020026214.pdf [firstpage_image] =>[orig_patent_app_number] => 09779666 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1406418 [patent_doc_number] => 06517558 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-11 [patent_title] => 'Methods and devices for forming vascular anastomoses' [patent_app_type] => B2 [patent_app_number] => 09/776230 [patent_app_country] => US [patent_app_date] => 2001-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 37 [patent_no_of_words] => 11442 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/517/06517558.pdf [firstpage_image] =>[orig_patent_app_number] => 09776230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5982072 [patent_doc_number] => 20020096770 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-25 [patent_title] => 'Viscous protective overlayers for planarization of integrated circuits' [patent_app_type] => new [patent_app_number] => 09/768439 [patent_app_country] => US [patent_app_date] => 2001-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4116 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20020096770.pdf [firstpage_image] =>[orig_patent_app_number] => 09768439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1435410 [patent_doc_number] => 06355051 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Guidewire filter device' [patent_app_type] => B1 [patent_app_number] => 09/601673 [patent_app_country] => US [patent_app_date] => 2000-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4530 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/355/06355051.pdf [firstpage_image] =>[orig_patent_app_number] => 09601673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1414806 [patent_doc_number] => 06521531 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-18 [patent_title] => 'Method for selectively growing a conductive film to fill a contact hole' [patent_app_type] => B2 [patent_app_number] => 09/742095 [patent_app_country] => US [patent_app_date] => 2000-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3715 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/521/06521531.pdf [firstpage_image] =>[orig_patent_app_number] => 09742095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6901543 [patent_doc_number] => 20010023126 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-20 [patent_title] => 'Method for manufacturing interlayer dielectric layer in semiconductor device' [patent_app_type] => new [patent_app_number] => 09/739743 [patent_app_country] => US [patent_app_date] => 2000-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2083 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20010023126.pdf [firstpage_image] =>[orig_patent_app_number] => 09739743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1288663 [patent_doc_number] => 06632708 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-14 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => B2 [patent_app_number] => 09/739269 [patent_app_country] => US [patent_app_date] => 2000-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 37 [patent_no_of_words] => 12619 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/632/06632708.pdf [firstpage_image] =>[orig_patent_app_number] => 09739269 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1583058 [patent_doc_number] => 06358271 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Fused loop of filamentous material and apparatus for making same' [patent_app_type] => B1 [patent_app_number] => 09/486760 [patent_app_country] => US [patent_app_date] => 2000-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 38 [patent_no_of_words] => 6593 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 299 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/358/06358271.pdf [firstpage_image] =>[orig_patent_app_number] => 09486760 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494881 [patent_doc_number] => 06403427 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-06-11 [patent_title] => 'Field effect transistor having dielectrically isolated sources and drains and method for making same' [patent_app_type] => B2 [patent_app_number] => 09/728666 [patent_app_country] => US [patent_app_date] => 2000-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2999 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/403/06403427.pdf [firstpage_image] =>[orig_patent_app_number] => 09728666 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1138381 [patent_doc_number] => 06780752 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-24 [patent_title] => 'Metal thin film of semiconductor device and method for forming same' [patent_app_type] => B1 [patent_app_number] => 09/717399 [patent_app_country] => US [patent_app_date] => 2000-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 34 [patent_no_of_words] => 4263 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/780/06780752.pdf [firstpage_image] =>[orig_patent_app_number] => 09717399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1293352 [patent_doc_number] => 06630708 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-07 [patent_title] => 'Non-volatile memory and method for fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/703609 [patent_app_country] => US [patent_app_date] => 2000-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 5765 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/630/06630708.pdf [firstpage_image] =>[orig_patent_app_number] => 09703609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1422142 [patent_doc_number] => 06518608 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-11 [patent_title] => 'Semiconductor integrated circuit device with enhanced protection from electrostatic breakdown' [patent_app_type] => B1 [patent_app_number] => 09/693818 [patent_app_country] => US [patent_app_date] => 2000-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5552 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/518/06518608.pdf [firstpage_image] =>[orig_patent_app_number] => 09693818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1507529 [patent_doc_number] => 06440867 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-27 [patent_title] => 'Metal gate with PVD amorphous silicon and silicide for CMOS devices and method of making the same with a replacement gate process' [patent_app_type] => B1 [patent_app_number] => 09/691180 [patent_app_country] => US [patent_app_date] => 2000-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2617 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/440/06440867.pdf [firstpage_image] =>[orig_patent_app_number] => 09691180 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1507533 [patent_doc_number] => 06440868 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-27 [patent_title] => 'Metal gate with CVD amorphous silicon layer and silicide for CMOS devices and method of making with a replacement gate process' [patent_app_type] => B1 [patent_app_number] => 09/691259 [patent_app_country] => US [patent_app_date] => 2000-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2610 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/440/06440868.pdf [firstpage_image] =>[orig_patent_app_number] => 09691259 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1559928 [patent_doc_number] => 06436840 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-20 [patent_title] => 'Metal gate with CVD amorphous silicon layer and a barrier layer for CMOS devices and method of making with a replacement gate process' [patent_app_type] => B1 [patent_app_number] => 09/691188 [patent_app_country] => US [patent_app_date] => 2000-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2722 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/436/06436840.pdf [firstpage_image] =>[orig_patent_app_number] => 09691188 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1281532 [patent_doc_number] => 06646358 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-11 [patent_title] => 'Device for transferring and supporting panels' [patent_app_type] => B1 [patent_app_number] => 09/688969 [patent_app_country] => US [patent_app_date] => 2000-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2403 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/646/06646358.pdf [firstpage_image] =>[orig_patent_app_number] => 09688969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1471656 [patent_doc_number] => 06407445 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'MOSFET-based electrostatic discharge (ESD) protection structure with a floating heat sink' [patent_app_type] => B1 [patent_app_number] => 09/680580 [patent_app_country] => US [patent_app_date] => 2000-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3035 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/407/06407445.pdf [firstpage_image] =>[orig_patent_app_number] => 09680580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1597012 [patent_doc_number] => 06384431 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Insulated gate bipolar transistor' [patent_app_type] => B1 [patent_app_number] => 09/680538 [patent_app_country] => US [patent_app_date] => 2000-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 2927 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/384/06384431.pdf [firstpage_image] =>[orig_patent_app_number] => 09680538 [rel_patent_id] =>[rel_patent_doc_number] =>)