
Hoai V. Ho
Examiner (ID: 15701)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2818, 2827, 2312, 2511 |
| Total Applications | 2584 |
| Issued Applications | 2371 |
| Pending Applications | 99 |
| Abandoned Applications | 149 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9791213
[patent_doc_number] => 20150003157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/057867
[patent_app_country] => US
[patent_app_date] => 2013-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 19679
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14057867
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/057867 | Three dimensional semiconductor memory device with line sharing scheme | Oct 17, 2013 | Issued |
Array
(
[id] => 9998972
[patent_doc_number] => 09043590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Reducing peak current in memory systems'
[patent_app_type] => utility
[patent_app_number] => 14/055144
[patent_app_country] => US
[patent_app_date] => 2013-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4869
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14055144
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/055144 | Reducing peak current in memory systems | Oct 15, 2013 | Issued |
Array
(
[id] => 9915794
[patent_doc_number] => 20150070998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'VREAD BIAS ALLOCATION ON WORD LINES FOR READ DISTURB REDUCTION IN 3D NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/025160
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12972
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025160
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025160 | Vread bias allocation on word lines for read disturb reduction in 3D non-volatile memory | Sep 11, 2013 | Issued |
Array
(
[id] => 10937936
[patent_doc_number] => 20140340956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-20
[patent_title] => 'MEMORY DEVICE AND METHOD OF CONTROLLING MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/025146
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 13266
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025146
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025146 | Memory device and method of controlling memory device | Sep 11, 2013 | Issued |
Array
(
[id] => 9915760
[patent_doc_number] => 20150070965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'FET LOW CURRENT 3D ReRAM NON-VOLATILE STORAGE'
[patent_app_type] => utility
[patent_app_number] => 14/025420
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 20678
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025420
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025420 | FET LOW CURRENT 3D ReRAM NON-VOLATILE STORAGE | Sep 11, 2013 | Abandoned |
Array
(
[id] => 9420285
[patent_doc_number] => 20140104935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'SEMICONDUCTOR MEMORY SYSTEMS WITH ON-DIE DATA BUFFERING'
[patent_app_type] => utility
[patent_app_number] => 14/023970
[patent_app_country] => US
[patent_app_date] => 2013-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 14458
[patent_no_of_claims] => 62
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14023970
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/023970 | Semiconductor memory systems with on-die data buffering | Sep 10, 2013 | Issued |
Array
(
[id] => 10010235
[patent_doc_number] => 09053757
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-09
[patent_title] => 'Semiconductor memory device comprising a plurity of input/output ports and a plurity of memory blocks corresponding to the plurality of input/output ports'
[patent_app_type] => utility
[patent_app_number] => 14/024016
[patent_app_country] => US
[patent_app_date] => 2013-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 11954
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14024016
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/024016 | Semiconductor memory device comprising a plurity of input/output ports and a plurity of memory blocks corresponding to the plurality of input/output ports | Sep 10, 2013 | Issued |
Array
(
[id] => 9997547
[patent_doc_number] => 09042158
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Nonvolatile semiconductor memory device with protective resistance film'
[patent_app_type] => utility
[patent_app_number] => 14/023844
[patent_app_country] => US
[patent_app_date] => 2013-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 38
[patent_no_of_words] => 10096
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14023844
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/023844 | Nonvolatile semiconductor memory device with protective resistance film | Sep 10, 2013 | Issued |
Array
(
[id] => 9884321
[patent_doc_number] => 08971098
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-03-03
[patent_title] => 'Latch-based array with enhanced read enable fault testing'
[patent_app_type] => utility
[patent_app_number] => 14/023382
[patent_app_country] => US
[patent_app_date] => 2013-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4786
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14023382
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/023382 | Latch-based array with enhanced read enable fault testing | Sep 9, 2013 | Issued |
Array
(
[id] => 10884060
[patent_doc_number] => 08908449
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-12-09
[patent_title] => 'Master-slave flip-flop with reduced setup time'
[patent_app_type] => utility
[patent_app_number] => 14/022872
[patent_app_country] => US
[patent_app_date] => 2013-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 10460
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14022872
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/022872 | Master-slave flip-flop with reduced setup time | Sep 9, 2013 | Issued |
Array
(
[id] => 9733370
[patent_doc_number] => 20140269079
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/022840
[patent_app_country] => US
[patent_app_date] => 2013-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9022
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14022840
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/022840 | Nonvolatile semiconductor memory device | Sep 9, 2013 | Issued |
Array
(
[id] => 9567670
[patent_doc_number] => 20140185383
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/023202
[patent_app_country] => US
[patent_app_date] => 2013-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 10005
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14023202
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/023202 | Semiconductor memory device including a NAND string | Sep 9, 2013 | Issued |
Array
(
[id] => 9979067
[patent_doc_number] => 09025390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-05
[patent_title] => 'Nonvolatile semiconductor memory device which performs improved erase operation'
[patent_app_type] => utility
[patent_app_number] => 14/022944
[patent_app_country] => US
[patent_app_date] => 2013-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 6168
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14022944
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/022944 | Nonvolatile semiconductor memory device which performs improved erase operation | Sep 9, 2013 | Issued |
Array
(
[id] => 9733387
[patent_doc_number] => 20140269096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF PROGRAMMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/020174
[patent_app_country] => US
[patent_app_date] => 2013-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9099
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14020174
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/020174 | NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF PROGRAMMING THE SAME | Sep 5, 2013 | Abandoned |
Array
(
[id] => 9997572
[patent_doc_number] => 09042183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Non-volatile semiconductor memory device having non-volatile memory array'
[patent_app_type] => utility
[patent_app_number] => 14/020246
[patent_app_country] => US
[patent_app_date] => 2013-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 34
[patent_no_of_words] => 12697
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14020246
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/020246 | Non-volatile semiconductor memory device having non-volatile memory array | Sep 5, 2013 | Issued |
Array
(
[id] => 9755414
[patent_doc_number] => 20140286115
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-25
[patent_title] => 'NONVOLATILE RANDOM ACCESS MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/020534
[patent_app_country] => US
[patent_app_date] => 2013-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9674
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14020534
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/020534 | Nonvolatile random access memory | Sep 5, 2013 | Issued |
Array
(
[id] => 10099692
[patent_doc_number] => 09136007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-15
[patent_title] => 'Semiconductor memory device storing management data redundantly in different pages'
[patent_app_type] => utility
[patent_app_number] => 14/015980
[patent_app_country] => US
[patent_app_date] => 2013-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 30
[patent_no_of_words] => 16416
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14015980
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/015980 | Semiconductor memory device storing management data redundantly in different pages | Aug 29, 2013 | Issued |
Array
(
[id] => 13119943
[patent_doc_number] => 10078324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-18
[patent_title] => Tool management system
[patent_app_type] => utility
[patent_app_number] => 14/915038
[patent_app_country] => US
[patent_app_date] => 2013-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3494
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14915038
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/915038 | Tool management system | Aug 29, 2013 | Issued |
Array
(
[id] => 9633458
[patent_doc_number] => 20140211566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-31
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/015994
[patent_app_country] => US
[patent_app_date] => 2013-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6611
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14015994
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/015994 | SEMICONDUCTOR MEMORY DEVICE | Aug 29, 2013 | Abandoned |
Array
(
[id] => 9907851
[patent_doc_number] => 20150063052
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'INDEPENDENTLY ADDRESSABLE MEMORY ARRAY ADDRESS SPACES'
[patent_app_type] => utility
[patent_app_number] => 14/015732
[patent_app_country] => US
[patent_app_date] => 2013-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8938
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14015732
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/015732 | Independently addressable memory array address spaces | Aug 29, 2013 | Issued |