Hoai V. Ho

Array ( [id] => 8714669 [patent_doc_number] => 08400813 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-03-19 [patent_title] => 'One-time programmable fuse with ultra low programming current' [patent_app_type] => utility [patent_app_number] => 12/617363 [patent_app_country] => US [patent_app_date] => 2009-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4116 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12617363 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6227732 [patent_doc_number] => 20100182865 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-22 [patent_title] => 'Negative-Voltage Generator with Power Tracking for Improved SRAM Write Ability' [patent_app_type] => utility [patent_app_number] => 12/617437 [patent_app_country] => US [patent_app_date] => 2009-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3229 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20100182865.pdf [firstpage_image] =>[orig_patent_app_number] => 12617437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6053814 [patent_doc_number] => 20110110174 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-12 [patent_title] => 'System and Method of Operating a Memory Device' [patent_app_type] => utility [patent_app_number] => 12/617305 [patent_app_country] => US [patent_app_date] => 2009-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8735 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0110/20110110174.pdf [firstpage_image] =>[orig_patent_app_number] => 12617305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4630586 [patent_doc_number] => 08009491 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-30 [patent_title] => 'Memory access strobe configuration system and process' [patent_app_type] => utility [patent_app_number] => 12/614019 [patent_app_country] => US [patent_app_date] => 2009-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3472 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/009/08009491.pdf [firstpage_image] =>[orig_patent_app_number] => 12614019 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7551926 [patent_doc_number] => 08064263 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-22 [patent_title] => 'Current sink system for source-side sensing' [patent_app_type] => utility [patent_app_number] => 12/576466 [patent_app_country] => US [patent_app_date] => 2009-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5847 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/064/08064263.pdf [firstpage_image] =>[orig_patent_app_number] => 12576466 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6470127 [patent_doc_number] => 20100091554 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-15 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF OPERATING THEREOF' [patent_app_type] => utility [patent_app_number] => 12/576450 [patent_app_country] => US [patent_app_date] => 2009-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6135 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20100091554.pdf [firstpage_image] =>[orig_patent_app_number] => 12576450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4645735 [patent_doc_number] => 08023346 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-20 [patent_title] => 'Semiconductor memory device including signal controller connected between memory blocks' [patent_app_type] => utility [patent_app_number] => 12/576284 [patent_app_country] => US [patent_app_date] => 2009-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 6272 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/023/08023346.pdf [firstpage_image] =>[orig_patent_app_number] => 12576284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6342932 [patent_doc_number] => 20100020595 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-28 [patent_title] => 'Accessing a Phase Change Memory' [patent_app_type] => utility [patent_app_number] => 12/574005 [patent_app_country] => US [patent_app_date] => 2009-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 11249 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20100020595.pdf [firstpage_image] =>[orig_patent_app_number] => 12574005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7507166 [patent_doc_number] => 08036036 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-11 [patent_title] => 'Semiconductor device and a manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 12/574438 [patent_app_country] => US [patent_app_date] => 2009-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 14203 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 269 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/036/08036036.pdf [firstpage_image] =>[orig_patent_app_number] => 12574438 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6348513 [patent_doc_number] => 20100085804 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-08 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND DATA PROCESSING SYSTEM INCLUDING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/572699 [patent_app_country] => US [patent_app_date] => 2009-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 6066 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20100085804.pdf [firstpage_image] =>[orig_patent_app_number] => 12572699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4522300 [patent_doc_number] => 07911862 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-22 [patent_title] => 'Latency control circuit and method thereof and an auto-precharge control circuit and method thereof' [patent_app_type] => utility [patent_app_number] => 12/585428 [patent_app_country] => US [patent_app_date] => 2009-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 17440 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/911/07911862.pdf [firstpage_image] =>[orig_patent_app_number] => 12585428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6249661 [patent_doc_number] => 20100027323 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-04 [patent_title] => 'MAGNETIC RECORDING ELEMENT' [patent_app_type] => utility [patent_app_number] => 12/557595 [patent_app_country] => US [patent_app_date] => 2009-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7149 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20100027323.pdf [firstpage_image] =>[orig_patent_app_number] => 12557595 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4447766 [patent_doc_number] => 07864592 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-04 [patent_title] => 'Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells' [patent_app_type] => utility [patent_app_number] => 12/551936 [patent_app_country] => US [patent_app_date] => 2009-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 70 [patent_figures_cnt] => 81 [patent_no_of_words] => 61609 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/864/07864592.pdf [firstpage_image] =>[orig_patent_app_number] => 12551936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6537325 [patent_doc_number] => 20100232212 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-16 [patent_title] => 'SPLIT-GATE DRAM WITH LATERAL CONTROL-GATE MUGFET' [patent_app_type] => utility [patent_app_number] => 12/538196 [patent_app_country] => US [patent_app_date] => 2009-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 5313 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20100232212.pdf [firstpage_image] =>[orig_patent_app_number] => 12538196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6421313 [patent_doc_number] => 20100142271 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE CAPABLE OF PREVENTING A SHIFT OF THRESHOLD VOLTAGE' [patent_app_type] => utility [patent_app_number] => 12/538290 [patent_app_country] => US [patent_app_date] => 2009-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9081 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0142/20100142271.pdf [firstpage_image] =>[orig_patent_app_number] => 12538290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6616136 [patent_doc_number] => 20100034012 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-11 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/537628 [patent_app_country] => US [patent_app_date] => 2009-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5710 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20100034012.pdf [firstpage_image] =>[orig_patent_app_number] => 12537628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6520164 [patent_doc_number] => 20100220514 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-02 [patent_title] => 'STORAGE DEVICES WITH SOFT PROCESSING' [patent_app_type] => utility [patent_app_number] => 12/537060 [patent_app_country] => US [patent_app_date] => 2009-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 13368 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20100220514.pdf [firstpage_image] =>[orig_patent_app_number] => 12537060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6577504 [patent_doc_number] => 20100061135 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-11 [patent_title] => 'MAGNETIC WIRE UNIT AND STORAGE DEVICE' [patent_app_type] => utility [patent_app_number] => 12/536932 [patent_app_country] => US [patent_app_date] => 2009-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5584 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20100061135.pdf [firstpage_image] =>[orig_patent_app_number] => 12536932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6577690 [patent_doc_number] => 20100061148 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-11 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND DATA WRITE METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/535040 [patent_app_country] => US [patent_app_date] => 2009-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 12125 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20100061148.pdf [firstpage_image] =>[orig_patent_app_number] => 12535040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4611883 [patent_doc_number] => 07995388 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-08-09 [patent_title] => 'Data storage using modified voltages' [patent_app_type] => utility [patent_app_number] => 12/534898 [patent_app_country] => US [patent_app_date] => 2009-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 12384 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/995/07995388.pdf [firstpage_image] =>[orig_patent_app_number] => 12534898 [rel_patent_id] =>[rel_patent_doc_number] =>)