
Hoai V. Ho
Examiner (ID: 15701)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2818, 2827, 2312, 2511 |
| Total Applications | 2584 |
| Issued Applications | 2371 |
| Pending Applications | 99 |
| Abandoned Applications | 149 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5577399
[patent_doc_number] => 20090144761
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-04
[patent_title] => 'Disc drive device'
[patent_app_type] => utility
[patent_app_number] => 12/292857
[patent_app_country] => US
[patent_app_date] => 2008-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5880
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0144/20090144761.pdf
[firstpage_image] =>[orig_patent_app_number] => 12292857
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/292857 | Disc drive device | Nov 25, 2008 | Issued |
Array
(
[id] => 5433963
[patent_doc_number] => 20090168549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'Data output buffer circuit and semiconductor memory device includig the same'
[patent_app_type] => utility
[patent_app_number] => 12/292736
[patent_app_country] => US
[patent_app_date] => 2008-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7423
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20090168549.pdf
[firstpage_image] =>[orig_patent_app_number] => 12292736
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/292736 | Data output buffer circuit and semiconductor memory device including the same | Nov 24, 2008 | Issued |
Array
(
[id] => 4581540
[patent_doc_number] => 07859879
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-28
[patent_title] => 'Memory module'
[patent_app_type] => utility
[patent_app_number] => 12/292700
[patent_app_country] => US
[patent_app_date] => 2008-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6444
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/859/07859879.pdf
[firstpage_image] =>[orig_patent_app_number] => 12292700
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/292700 | Memory module | Nov 23, 2008 | Issued |
Array
(
[id] => 286544
[patent_doc_number] => 07551474
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-23
[patent_title] => 'DRAM including a reduced storage capacitor'
[patent_app_type] => utility
[patent_app_number] => 12/276315
[patent_app_country] => US
[patent_app_date] => 2008-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 41
[patent_no_of_words] => 12158
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 474
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/551/07551474.pdf
[firstpage_image] =>[orig_patent_app_number] => 12276315
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/276315 | DRAM including a reduced storage capacitor | Nov 21, 2008 | Issued |
Array
(
[id] => 7531488
[patent_doc_number] => 07843717
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-30
[patent_title] => 'Semiconductor storage device'
[patent_app_type] => utility
[patent_app_number] => 12/292380
[patent_app_country] => US
[patent_app_date] => 2008-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 3147
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/843/07843717.pdf
[firstpage_image] =>[orig_patent_app_number] => 12292380
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/292380 | Semiconductor storage device | Nov 17, 2008 | Issued |
Array
(
[id] => 5451180
[patent_doc_number] => 20090067216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-12
[patent_title] => 'RESISTIVE MEMORY DEVICES INCLUDING SELECTED REFERENCE MEMORY CELLS'
[patent_app_type] => utility
[patent_app_number] => 12/265941
[patent_app_country] => US
[patent_app_date] => 2008-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6195
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20090067216.pdf
[firstpage_image] =>[orig_patent_app_number] => 12265941
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/265941 | Resistive memory devices including selected reference memory cells | Nov 5, 2008 | Issued |
Array
(
[id] => 5427245
[patent_doc_number] => 20090086555
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-02
[patent_title] => 'VOLTAGE SUPPLY CIRCUIT AND SEMICONDUCTOR MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/261916
[patent_app_country] => US
[patent_app_date] => 2008-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 13388
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0086/20090086555.pdf
[firstpage_image] =>[orig_patent_app_number] => 12261916
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/261916 | Voltage supply circuit and semiconductor memory | Oct 29, 2008 | Issued |
Array
(
[id] => 4640723
[patent_doc_number] => 08018753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-13
[patent_title] => 'Memory module including voltage sense monitoring interface'
[patent_app_type] => utility
[patent_app_number] => 12/262038
[patent_app_country] => US
[patent_app_date] => 2008-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 3650
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/018/08018753.pdf
[firstpage_image] =>[orig_patent_app_number] => 12262038
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/262038 | Memory module including voltage sense monitoring interface | Oct 29, 2008 | Issued |
Array
(
[id] => 5325813
[patent_doc_number] => 20090063803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-05
[patent_title] => 'CIRCUIT FOR INITIALIZING A PIPE LATCH UNIT IN A SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/260298
[patent_app_country] => US
[patent_app_date] => 2008-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4058
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0063/20090063803.pdf
[firstpage_image] =>[orig_patent_app_number] => 12260298
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/260298 | Circuit for initializing a pipe latch unit in a semiconductor memory device | Oct 28, 2008 | Issued |
Array
(
[id] => 6432004
[patent_doc_number] => 20100103562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-29
[patent_title] => 'Magnetoresistive element including a pair of ferromagnetic layers coupled to a pair of shield layers'
[patent_app_type] => utility
[patent_app_number] => 12/289401
[patent_app_country] => US
[patent_app_date] => 2008-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 19502
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0103/20100103562.pdf
[firstpage_image] =>[orig_patent_app_number] => 12289401
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/289401 | Magnetoresistive element including a pair of ferromagnetic layers coupled to a pair of shield layers | Oct 26, 2008 | Issued |
Array
(
[id] => 6961
[patent_doc_number] => 07813155
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-10-12
[patent_title] => 'Content addressable memory (CAM) cell having column-wise conditional data pre-write'
[patent_app_type] => utility
[patent_app_number] => 12/288764
[patent_app_country] => US
[patent_app_date] => 2008-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6869
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/813/07813155.pdf
[firstpage_image] =>[orig_patent_app_number] => 12288764
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/288764 | Content addressable memory (CAM) cell having column-wise conditional data pre-write | Oct 21, 2008 | Issued |
Array
(
[id] => 5396243
[patent_doc_number] => 20090316306
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'Thin film piezoelectric element and its manufacturing method, head gimbal assembly and disk drive unit with the same'
[patent_app_type] => utility
[patent_app_number] => 12/289172
[patent_app_country] => US
[patent_app_date] => 2008-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5025
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0316/20090316306.pdf
[firstpage_image] =>[orig_patent_app_number] => 12289172
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/289172 | Thin film piezoelectric element and its manufacturing method, head gimbal assembly and disk drive unit with the same | Oct 21, 2008 | Issued |
Array
(
[id] => 7732079
[patent_doc_number] => 08102626
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-24
[patent_title] => 'Disk drive and head slider'
[patent_app_type] => utility
[patent_app_number] => 12/288769
[patent_app_country] => US
[patent_app_date] => 2008-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6218
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/102/08102626.pdf
[firstpage_image] =>[orig_patent_app_number] => 12288769
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/288769 | Disk drive and head slider | Oct 21, 2008 | Issued |
Array
(
[id] => 5283489
[patent_doc_number] => 20090097163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-16
[patent_title] => 'Data storage device'
[patent_app_type] => utility
[patent_app_number] => 12/287467
[patent_app_country] => US
[patent_app_date] => 2008-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5502
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20090097163.pdf
[firstpage_image] =>[orig_patent_app_number] => 12287467
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/287467 | Data storage device | Oct 7, 2008 | Issued |
Array
(
[id] => 7493815
[patent_doc_number] => 08031445
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-04
[patent_title] => 'Low noise magneto-resistive sensor utilizing magnetic noise cancellation'
[patent_app_type] => utility
[patent_app_number] => 12/287279
[patent_app_country] => US
[patent_app_date] => 2008-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3324
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/031/08031445.pdf
[firstpage_image] =>[orig_patent_app_number] => 12287279
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/287279 | Low noise magneto-resistive sensor utilizing magnetic noise cancellation | Oct 7, 2008 | Issued |
Array
(
[id] => 4620429
[patent_doc_number] => 08000153
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-16
[patent_title] => 'Enhanced erase for flash storage device'
[patent_app_type] => utility
[patent_app_number] => 12/286763
[patent_app_country] => US
[patent_app_date] => 2008-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 6870
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/000/08000153.pdf
[firstpage_image] =>[orig_patent_app_number] => 12286763
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/286763 | Enhanced erase for flash storage device | Sep 30, 2008 | Issued |
Array
(
[id] => 7802278
[patent_doc_number] => 08130554
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-03-06
[patent_title] => 'Securely erasing flash-based memory'
[patent_app_type] => utility
[patent_app_number] => 12/240100
[patent_app_country] => US
[patent_app_date] => 2008-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5015
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/130/08130554.pdf
[firstpage_image] =>[orig_patent_app_number] => 12240100
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/240100 | Securely erasing flash-based memory | Sep 28, 2008 | Issued |
Array
(
[id] => 7797027
[patent_doc_number] => 08125736
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-28
[patent_title] => 'Head suspension, load beam, and method of manufacturing load beam'
[patent_app_type] => utility
[patent_app_number] => 12/286074
[patent_app_country] => US
[patent_app_date] => 2008-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 5311
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/125/08125736.pdf
[firstpage_image] =>[orig_patent_app_number] => 12286074
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/286074 | Head suspension, load beam, and method of manufacturing load beam | Sep 25, 2008 | Issued |
Array
(
[id] => 5289275
[patent_doc_number] => 20090022005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-22
[patent_title] => 'APPARATUS AND METHOD OF CONTROLLING BANK OF SEMICONDUCTOR MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/235143
[patent_app_country] => US
[patent_app_date] => 2008-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3291
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20090022005.pdf
[firstpage_image] =>[orig_patent_app_number] => 12235143
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/235143 | Apparatus and method of controlling bank of semiconductor memory | Sep 21, 2008 | Issued |
Array
(
[id] => 5396412
[patent_doc_number] => 20090316475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'Information storage devices and methods of operating the same'
[patent_app_type] => utility
[patent_app_number] => 12/232660
[patent_app_country] => US
[patent_app_date] => 2008-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 11125
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0316/20090316475.pdf
[firstpage_image] =>[orig_patent_app_number] => 12232660
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/232660 | Information storage devices and methods of operating the same | Sep 21, 2008 | Issued |