Hoai V. Ho

Array ( [id] => 5021180 [patent_doc_number] => 20070147146 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/707128 [patent_app_country] => US [patent_app_date] => 2007-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7982 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20070147146.pdf [firstpage_image] =>[orig_patent_app_number] => 11707128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 910026 [patent_doc_number] => 07333376 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-19 [patent_title] => 'Test mode control device using nonvolatile ferroelectric memory' [patent_app_type] => utility [patent_app_number] => 11/702212 [patent_app_country] => US [patent_app_date] => 2007-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 7028 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/333/07333376.pdf [firstpage_image] =>[orig_patent_app_number] => 11702212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 910029 [patent_doc_number] => 07333377 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-19 [patent_title] => 'Test mode control device using nonvolatile ferroelectric memory' [patent_app_type] => utility [patent_app_number] => 11/702223 [patent_app_country] => US [patent_app_date] => 2007-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 7032 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/333/07333377.pdf [firstpage_image] =>[orig_patent_app_number] => 11702223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 834784 [patent_doc_number] => 07397693 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-08 [patent_title] => 'Semiconductor memory device with memory cells operated by boosted voltage' [patent_app_type] => utility [patent_app_number] => 11/657026 [patent_app_country] => US [patent_app_date] => 2007-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 45 [patent_no_of_words] => 9596 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/397/07397693.pdf [firstpage_image] =>[orig_patent_app_number] => 11657026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5078195 [patent_doc_number] => 20070121419 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'Alignment of memory read data and clocking' [patent_app_type] => utility [patent_app_number] => 11/655796 [patent_app_country] => US [patent_app_date] => 2007-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 4829 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20070121419.pdf [firstpage_image] =>[orig_patent_app_number] => 11655796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4969895 [patent_doc_number] => 20070109897 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-17 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/653338 [patent_app_country] => US [patent_app_date] => 2007-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 10804 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20070109897.pdf [firstpage_image] =>[orig_patent_app_number] => 11653338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4926215 [patent_doc_number] => 20080165578 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-10 [patent_title] => 'METHOD OF OPERATING MULTI-LEVEL CELL' [patent_app_type] => utility [patent_app_number] => 11/620462 [patent_app_country] => US [patent_app_date] => 2007-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2754 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20080165578.pdf [firstpage_image] =>[orig_patent_app_number] => 11620462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4898059 [patent_doc_number] => 20080117672 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-22 [patent_title] => 'Gated Diode Nonvolatile Memory Structure with Diffusion Barrier Structure' [patent_app_type] => utility [patent_app_number] => 11/619108 [patent_app_country] => US [patent_app_date] => 2007-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 53 [patent_no_of_words] => 10353 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20080117672.pdf [firstpage_image] =>[orig_patent_app_number] => 11619108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4750915 [patent_doc_number] => 20080158986 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'FLASH MEMORY AND ASSOCIATED METHODS' [patent_app_type] => utility [patent_app_number] => 11/618652 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6609 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20080158986.pdf [firstpage_image] =>[orig_patent_app_number] => 11618652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5039390 [patent_doc_number] => 20070091672 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-26 [patent_title] => 'MRAM arrays and methods for writing and reading magnetic memory devices' [patent_app_type] => utility [patent_app_number] => 11/610739 [patent_app_country] => US [patent_app_date] => 2006-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 17685 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20070091672.pdf [firstpage_image] =>[orig_patent_app_number] => 11610739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5039379 [patent_doc_number] => 20070091661 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-26 [patent_title] => 'Nanocrystal write once read only memory for archival storage' [patent_app_type] => utility [patent_app_number] => 11/638772 [patent_app_country] => US [patent_app_date] => 2006-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8686 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20070091661.pdf [firstpage_image] =>[orig_patent_app_number] => 11638772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4515165 [patent_doc_number] => 07916532 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-29 [patent_title] => 'Use of recovery transistors during write operations to prevent disturbance of unselected cells' [patent_app_type] => utility [patent_app_number] => 12/097727 [patent_app_country] => US [patent_app_date] => 2006-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2457 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/916/07916532.pdf [firstpage_image] =>[orig_patent_app_number] => 12097727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4691976 [patent_doc_number] => 20080084746 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-10 [patent_title] => 'Non-volatile memory device adapted to reduce coupling effect between storage elements and related methods' [patent_app_type] => utility [patent_app_number] => 11/606908 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 7327 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0084/20080084746.pdf [firstpage_image] =>[orig_patent_app_number] => 11606908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 887680 [patent_doc_number] => 07352604 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-01 [patent_title] => 'Memory and driving method of the same' [patent_app_type] => utility [patent_app_number] => 11/607053 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 7405 [patent_no_of_claims] => 62 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/352/07352604.pdf [firstpage_image] =>[orig_patent_app_number] => 11607053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 248031 [patent_doc_number] => 07586788 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-08 [patent_title] => 'Nonvolatile semiconductor memory having voltage adjusting circuit' [patent_app_type] => utility [patent_app_number] => 11/607090 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7324 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/586/07586788.pdf [firstpage_image] =>[orig_patent_app_number] => 11607090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4823177 [patent_doc_number] => 20080123432 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'Flash memory device and method of reading data from flash memory device' [patent_app_type] => utility [patent_app_number] => 11/606932 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3486 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20080123432.pdf [firstpage_image] =>[orig_patent_app_number] => 11606932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4902814 [patent_doc_number] => 20080112227 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-15 [patent_title] => 'Non-volatile memory device and programming, reading and erasing methods thereof' [patent_app_type] => utility [patent_app_number] => 11/606246 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3492 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20080112227.pdf [firstpage_image] =>[orig_patent_app_number] => 11606246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 331496 [patent_doc_number] => 07511996 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-31 [patent_title] => 'Flash memory program inhibit scheme' [patent_app_type] => utility [patent_app_number] => 11/565170 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 19 [patent_no_of_words] => 10111 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/511/07511996.pdf [firstpage_image] =>[orig_patent_app_number] => 11565170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 323686 [patent_doc_number] => 07518927 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-14 [patent_title] => 'Non-volatile semiconductor memory device and method for recovering data in non-volatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/606228 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 5294 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/518/07518927.pdf [firstpage_image] =>[orig_patent_app_number] => 11606228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 315880 [patent_doc_number] => 07525858 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-28 [patent_title] => 'Semiconductor memory device having local sense amplifier' [patent_app_type] => utility [patent_app_number] => 11/605974 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4670 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/525/07525858.pdf [firstpage_image] =>[orig_patent_app_number] => 11605974 [rel_patent_id] =>[rel_patent_doc_number] =>)