Hoai V. Ho

Array ( [id] => 7096325 [patent_doc_number] => 20050128783 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-16 [patent_title] => 'Ferroelectric memory cell array and device for operating the same' [patent_app_type] => utility [patent_app_number] => 11/041300 [patent_app_country] => US [patent_app_date] => 2005-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4212 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20050128783.pdf [firstpage_image] =>[orig_patent_app_number] => 11041300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 635963 [patent_doc_number] => 07130218 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-31 [patent_title] => 'Nonvolatile memory with controlled voltage boosting speed' [patent_app_type] => utility [patent_app_number] => 11/041452 [patent_app_country] => US [patent_app_date] => 2005-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 8097 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/130/07130218.pdf [firstpage_image] =>[orig_patent_app_number] => 11041452 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7096391 [patent_doc_number] => 20050128849 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-16 [patent_title] => 'Semiconductor memory device and method of reading data' [patent_app_type] => utility [patent_app_number] => 11/039938 [patent_app_country] => US [patent_app_date] => 2005-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4980 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20050128849.pdf [firstpage_image] =>[orig_patent_app_number] => 11039938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7096334 [patent_doc_number] => 20050128792 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-16 [patent_title] => 'Memory system and semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/038063 [patent_app_country] => US [patent_app_date] => 2005-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7416 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20050128792.pdf [firstpage_image] =>[orig_patent_app_number] => 11038063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7096334 [patent_doc_number] => 20050128792 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-16 [patent_title] => 'Memory system and semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/038063 [patent_app_country] => US [patent_app_date] => 2005-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7416 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20050128792.pdf [firstpage_image] =>[orig_patent_app_number] => 11038063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5630121 [patent_doc_number] => 20060146589 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'Method for operating a passive matrix-addressable ferroelectric or electret memory device' [patent_app_type] => utility [patent_app_number] => 11/027977 [patent_app_country] => US [patent_app_date] => 2005-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10490 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20060146589.pdf [firstpage_image] =>[orig_patent_app_number] => 11027977 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7003723 [patent_doc_number] => 20050169036 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-04 [patent_title] => 'Nonvolatile memory device using serial diode cell' [patent_app_type] => utility [patent_app_number] => 11/024880 [patent_app_country] => US [patent_app_date] => 2004-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 5322 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20050169036.pdf [firstpage_image] =>[orig_patent_app_number] => 11024880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7044409 [patent_doc_number] => 20050249004 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-10 [patent_title] => 'Semiconductor memory device and driving method thereof' [patent_app_type] => utility [patent_app_number] => 11/020310 [patent_app_country] => US [patent_app_date] => 2004-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3084 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0249/20050249004.pdf [firstpage_image] =>[orig_patent_app_number] => 11020310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 395112 [patent_doc_number] => 07298642 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-20 [patent_title] => 'Magnetic resistance memory and method of writing data' [patent_app_type] => utility [patent_app_number] => 11/012114 [patent_app_country] => US [patent_app_date] => 2004-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2183 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/298/07298642.pdf [firstpage_image] =>[orig_patent_app_number] => 11012114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 879237 [patent_doc_number] => 07359253 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-15 [patent_title] => 'Semiconductor memory device with input buffer' [patent_app_type] => utility [patent_app_number] => 11/012148 [patent_app_country] => US [patent_app_date] => 2004-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5014 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/359/07359253.pdf [firstpage_image] =>[orig_patent_app_number] => 11012148 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7606511 [patent_doc_number] => 07099208 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-29 [patent_title] => 'Semiconductor memory automatically carrying out refresh operation' [patent_app_type] => utility [patent_app_number] => 11/011114 [patent_app_country] => US [patent_app_date] => 2004-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8780 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/099/07099208.pdf [firstpage_image] =>[orig_patent_app_number] => 11011114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 531392 [patent_doc_number] => 07187573 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-06 [patent_title] => 'Memory circuit and method of generating the same' [patent_app_type] => utility [patent_app_number] => 11/011116 [patent_app_country] => US [patent_app_date] => 2004-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6411 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/187/07187573.pdf [firstpage_image] =>[orig_patent_app_number] => 11011116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 466976 [patent_doc_number] => 07239546 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-03 [patent_title] => 'Semiconductor device with a nonvolatile semiconductor memory circuit and a plurality of IO blocks' [patent_app_type] => utility [patent_app_number] => 11/008960 [patent_app_country] => US [patent_app_date] => 2004-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3142 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/239/07239546.pdf [firstpage_image] =>[orig_patent_app_number] => 11008960 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6995401 [patent_doc_number] => 20050135179 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'Memory array with multiple read ports' [patent_app_type] => utility [patent_app_number] => 11/010902 [patent_app_country] => US [patent_app_date] => 2004-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4024 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20050135179.pdf [firstpage_image] =>[orig_patent_app_number] => 11010902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6995364 [patent_doc_number] => 20050135142 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'Storage circuit, semiconductor device, electronic apparatus, and driving method' [patent_app_type] => utility [patent_app_number] => 11/008618 [patent_app_country] => US [patent_app_date] => 2004-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8067 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20050135142.pdf [firstpage_image] =>[orig_patent_app_number] => 11008618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7073690 [patent_doc_number] => 20050146957 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Semiconductor memory device and data read and write method thereof' [patent_app_type] => utility [patent_app_number] => 11/009248 [patent_app_country] => US [patent_app_date] => 2004-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 6856 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20050146957.pdf [firstpage_image] =>[orig_patent_app_number] => 11009248 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 614118 [patent_doc_number] => 07149102 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-12 [patent_title] => 'Semiconductor memory device and control method for semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/008274 [patent_app_country] => US [patent_app_date] => 2004-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9531 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/149/07149102.pdf [firstpage_image] =>[orig_patent_app_number] => 11008274 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5911320 [patent_doc_number] => 20060126382 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-15 [patent_title] => 'Method for reading non-volatile memory cells' [patent_app_type] => utility [patent_app_number] => 11/007332 [patent_app_country] => US [patent_app_date] => 2004-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3152 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20060126382.pdf [firstpage_image] =>[orig_patent_app_number] => 11007332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 531522 [patent_doc_number] => 07187584 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-06 [patent_title] => 'Method of reading multi-level NAND flash memory cell and circuit for the same' [patent_app_type] => utility [patent_app_number] => 11/008486 [patent_app_country] => US [patent_app_date] => 2004-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5123 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/187/07187584.pdf [firstpage_image] =>[orig_patent_app_number] => 11008486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 661110 [patent_doc_number] => 07106618 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-12 [patent_title] => 'Method of driving a non-volatile memory' [patent_app_type] => utility [patent_app_number] => 11/006638 [patent_app_country] => US [patent_app_date] => 2004-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 12594 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 571 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/106/07106618.pdf [firstpage_image] =>[orig_patent_app_number] => 11006638 [rel_patent_id] =>[rel_patent_doc_number] =>)