
Hoai V. Ho
Examiner (ID: 15701)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2818, 2827, 2312, 2511 |
| Total Applications | 2584 |
| Issued Applications | 2371 |
| Pending Applications | 99 |
| Abandoned Applications | 149 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6820056
[patent_doc_number] => 20030218217
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-27
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => new
[patent_app_number] => 10/375116
[patent_app_country] => US
[patent_app_date] => 2003-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10906
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20030218217.pdf
[firstpage_image] =>[orig_patent_app_number] => 10375116
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/375116 | Semiconductor memory device capable of erasing or writing data in one bank while reading data from another bank | Feb 27, 2003 | Issued |
Array
(
[id] => 7401740
[patent_doc_number] => 20040105309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-03
[patent_title] => 'Semiconductor memory device having row decoder in which high-voltage-applied portion is located adjacent to low-voltage-applied portion'
[patent_app_type] => new
[patent_app_number] => 10/370512
[patent_app_country] => US
[patent_app_date] => 2003-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6875
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20040105309.pdf
[firstpage_image] =>[orig_patent_app_number] => 10370512
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/370512 | Semiconductor memory device having row decoder in which high-voltage-applied portion is located adjacent to low-voltage-applied portion | Feb 23, 2003 | Issued |
Array
(
[id] => 7401682
[patent_doc_number] => 20040105303
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-03
[patent_title] => 'Magnetic random access memory'
[patent_app_type] => new
[patent_app_number] => 10/369768
[patent_app_country] => US
[patent_app_date] => 2003-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5929
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20040105303.pdf
[firstpage_image] =>[orig_patent_app_number] => 10369768
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/369768 | Magnetic random access memory | Feb 20, 2003 | Issued |
Array
(
[id] => 6855087
[patent_doc_number] => 20030128588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-10
[patent_title] => 'Fast program to program verify method'
[patent_app_type] => new
[patent_app_number] => 10/371519
[patent_app_country] => US
[patent_app_date] => 2003-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5137
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20030128588.pdf
[firstpage_image] =>[orig_patent_app_number] => 10371519
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/371519 | Fast program to program verify method | Feb 19, 2003 | Issued |
Array
(
[id] => 7376761
[patent_doc_number] => 20040081011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Synchronous semiconductor memory device having dynamic memory cells and operating method thereof'
[patent_app_type] => new
[patent_app_number] => 10/370416
[patent_app_country] => US
[patent_app_date] => 2003-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9738
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20040081011.pdf
[firstpage_image] =>[orig_patent_app_number] => 10370416
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/370416 | Synchronous semiconductor memory device having dynamic memory cells and operating method thereof | Feb 18, 2003 | Issued |
Array
(
[id] => 7386068
[patent_doc_number] => 20040037107
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'Semiconductor storage device including random access memory cells having a plurality of indendently accessible access ports'
[patent_app_type] => new
[patent_app_number] => 10/367914
[patent_app_country] => US
[patent_app_date] => 2003-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 15285
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20040037107.pdf
[firstpage_image] =>[orig_patent_app_number] => 10367914
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/367914 | Semiconductor storage device including random access memory cells having a plurality of indendently accessible access ports | Feb 18, 2003 | Abandoned |
Array
(
[id] => 6739120
[patent_doc_number] => 20030156489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-21
[patent_title] => 'Semiconductor integrated circuit equipment with asynchronous operation'
[patent_app_type] => new
[patent_app_number] => 10/366418
[patent_app_country] => US
[patent_app_date] => 2003-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 11756
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20030156489.pdf
[firstpage_image] =>[orig_patent_app_number] => 10366418
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/366418 | Semiconductor integrated circuit equipment with asynchronous operation | Feb 13, 2003 | Issued |
Array
(
[id] => 7392656
[patent_doc_number] => 20040017721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-29
[patent_title] => 'Magnetic storage device'
[patent_app_type] => new
[patent_app_number] => 10/364655
[patent_app_country] => US
[patent_app_date] => 2003-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4446
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 19
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20040017721.pdf
[firstpage_image] =>[orig_patent_app_number] => 10364655
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/364655 | Magnetic storage device | Feb 11, 2003 | Abandoned |
Array
(
[id] => 6682006
[patent_doc_number] => 20030117870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-26
[patent_title] => 'Semiconductor memory and output signal control method and circuit in semiconductor memory'
[patent_app_type] => new
[patent_app_number] => 10/360731
[patent_app_country] => US
[patent_app_date] => 2003-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6157
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20030117870.pdf
[firstpage_image] =>[orig_patent_app_number] => 10360731
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/360731 | Semiconductor memory and output signal control method and circuit in semiconductor memory | Feb 9, 2003 | Issued |
Array
(
[id] => 7225428
[patent_doc_number] => 20040156244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-12
[patent_title] => 'Negatively charged wordline for reduced subthreshold current'
[patent_app_type] => new
[patent_app_number] => 10/364719
[patent_app_country] => US
[patent_app_date] => 2003-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4722
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20040156244.pdf
[firstpage_image] =>[orig_patent_app_number] => 10364719
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/364719 | Negatively charged wordline for reduced subthreshold current | Feb 9, 2003 | Issued |
Array
(
[id] => 1070181
[patent_doc_number] => 06845042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-01-18
[patent_title] => 'Nonvolatile semiconductor memory, fabrication method for the same, semiconductor integrated circuits and systems'
[patent_app_type] => utility
[patent_app_number] => 10/359216
[patent_app_country] => US
[patent_app_date] => 2003-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 70
[patent_no_of_words] => 23527
[patent_no_of_claims] => 71
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/845/06845042.pdf
[firstpage_image] =>[orig_patent_app_number] => 10359216
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/359216 | Nonvolatile semiconductor memory, fabrication method for the same, semiconductor integrated circuits and systems | Feb 5, 2003 | Issued |
Array
(
[id] => 7386326
[patent_doc_number] => 20040037149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'Semiconductor memory device capable of normal transition to test mode'
[patent_app_type] => new
[patent_app_number] => 10/357211
[patent_app_country] => US
[patent_app_date] => 2003-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6298
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20040037149.pdf
[firstpage_image] =>[orig_patent_app_number] => 10357211
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/357211 | Semiconductor memory device capable of normal transition to test mode | Feb 3, 2003 | Abandoned |
Array
(
[id] => 7614432
[patent_doc_number] => 06898098
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-24
[patent_title] => 'Molecular-junction-nanowire-crossbar-based associative array'
[patent_app_type] => utility
[patent_app_number] => 10/356027
[patent_app_country] => US
[patent_app_date] => 2003-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 26
[patent_no_of_words] => 6933
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/898/06898098.pdf
[firstpage_image] =>[orig_patent_app_number] => 10356027
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/356027 | Molecular-junction-nanowire-crossbar-based associative array | Jan 30, 2003 | Issued |
Array
(
[id] => 1268903
[patent_doc_number] => 06661705
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-09
[patent_title] => 'Low voltage flash EEPROM memory cell with improved data retention'
[patent_app_type] => B1
[patent_app_number] => 10/351113
[patent_app_country] => US
[patent_app_date] => 2003-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3629
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/661/06661705.pdf
[firstpage_image] =>[orig_patent_app_number] => 10351113
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/351113 | Low voltage flash EEPROM memory cell with improved data retention | Jan 23, 2003 | Issued |
Array
(
[id] => 6800280
[patent_doc_number] => 20030095444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-22
[patent_title] => 'Semiconductor memory device for providing address access time and data access time at a high speed'
[patent_app_type] => new
[patent_app_number] => 10/334610
[patent_app_country] => US
[patent_app_date] => 2002-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2653
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20030095444.pdf
[firstpage_image] =>[orig_patent_app_number] => 10334610
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/334610 | Semiconductor memory device for providing address access time and data access time at a high speed | Dec 30, 2002 | Issued |
Array
(
[id] => 6800302
[patent_doc_number] => 20030095466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-22
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => new
[patent_app_number] => 10/329669
[patent_app_country] => US
[patent_app_date] => 2002-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6267
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20030095466.pdf
[firstpage_image] =>[orig_patent_app_number] => 10329669
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/329669 | Semiconductor memory device | Dec 26, 2002 | Issued |
Array
(
[id] => 6859941
[patent_doc_number] => 20030090949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-15
[patent_title] => 'Method and apparatus for matched-reference sensing architecture for non-volatile memories'
[patent_app_type] => new
[patent_app_number] => 10/330469
[patent_app_country] => US
[patent_app_date] => 2002-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5290
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20030090949.pdf
[firstpage_image] =>[orig_patent_app_number] => 10330469
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/330469 | Method and apparatus for matched-reference sensing architecture for non-volatile memories | Dec 25, 2002 | Issued |
Array
(
[id] => 6824447
[patent_doc_number] => 20030235069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-25
[patent_title] => 'Thin film magnetic memory device conducting read operation by a self-reference method'
[patent_app_type] => new
[patent_app_number] => 10/323916
[patent_app_country] => US
[patent_app_date] => 2002-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12844
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0235/20030235069.pdf
[firstpage_image] =>[orig_patent_app_number] => 10323916
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/323916 | Thin film magnetic memory device conducting read operation by a self-reference method | Dec 19, 2002 | Issued |
Array
(
[id] => 1064796
[patent_doc_number] => 06850442
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-01
[patent_title] => 'Flash memory with sensing amplifier using load transistors driven by coupled gate voltages'
[patent_app_type] => utility
[patent_app_number] => 10/248112
[patent_app_country] => US
[patent_app_date] => 2002-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 7869
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/850/06850442.pdf
[firstpage_image] =>[orig_patent_app_number] => 10248112
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/248112 | Flash memory with sensing amplifier using load transistors driven by coupled gate voltages | Dec 18, 2002 | Issued |
Array
(
[id] => 1164474
[patent_doc_number] => 06762968
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-07-13
[patent_title] => 'Semiconductor memory device having a small-sized memory chip and a decreased power-supply noise'
[patent_app_type] => B2
[patent_app_number] => 10/322405
[patent_app_country] => US
[patent_app_date] => 2002-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 6069
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/762/06762968.pdf
[firstpage_image] =>[orig_patent_app_number] => 10322405
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/322405 | Semiconductor memory device having a small-sized memory chip and a decreased power-supply noise | Dec 16, 2002 | Issued |