| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 19873875
[patent_doc_number] => 12266749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-01
[patent_title] => Display substrate having conductive parts comprise hollowed-out portion
[patent_app_type] => utility
[patent_app_number] => 17/769032
[patent_app_country] => US
[patent_app_date] => 2021-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 29
[patent_no_of_words] => 12772
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17769032
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/769032 | Display substrate having conductive parts comprise hollowed-out portion | Apr 29, 2021 | Issued |
Array
(
[id] => 18522004
[patent_doc_number] => 11711914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-25
[patent_title] => Semiconductor structure having buried gate structure and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/224818
[patent_app_country] => US
[patent_app_date] => 2021-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 6578
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17224818
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/224818 | Semiconductor structure having buried gate structure and method of manufacturing the same | Apr 6, 2021 | Issued |
Array
(
[id] => 17509411
[patent_doc_number] => 20220102514
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR DEVICE WITH BURIED GATE
[patent_app_type] => utility
[patent_app_number] => 17/211184
[patent_app_country] => US
[patent_app_date] => 2021-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17211184
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/211184 | Method for fabricating hydrogen treated surface of semiconductor device with buried gate | Mar 23, 2021 | Issued |
Array
(
[id] => 17886645
[patent_doc_number] => 20220302123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/203543
[patent_app_country] => US
[patent_app_date] => 2021-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4289
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17203543
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/203543 | Semiconductor memory device including a trench gate structure and method of forming the same | Mar 15, 2021 | Issued |
Array
(
[id] => 19342694
[patent_doc_number] => 12052901
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Display substrate with pixel opening areas, method for manufacturing the same, and display device
[patent_app_type] => utility
[patent_app_number] => 17/310325
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 36
[patent_no_of_words] => 36874
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17310325
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/310325 | Display substrate with pixel opening areas, method for manufacturing the same, and display device | Mar 14, 2021 | Issued |
Array
(
[id] => 16981934
[patent_doc_number] => 20210226171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/201287
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5510
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17201287
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/201287 | Light-emitting device including a light-transmitting interconnect located over a substrate | Mar 14, 2021 | Issued |
Array
(
[id] => 17878716
[patent_doc_number] => 11450741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-20
[patent_title] => Doping for semiconductor device with conductive feature
[patent_app_type] => utility
[patent_app_number] => 17/201041
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 40
[patent_no_of_words] => 9651
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17201041
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/201041 | Doping for semiconductor device with conductive feature | Mar 14, 2021 | Issued |
Array
(
[id] => 17373807
[patent_doc_number] => 20220028859
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/191308
[patent_app_country] => US
[patent_app_date] => 2021-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9331
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17191308
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/191308 | Memory device having a channel provided on a memory unit | Mar 2, 2021 | Issued |
Array
(
[id] => 18263326
[patent_doc_number] => 11611035
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Magnetoresistive random access memory having a ring of magnetic tunneling junction region surrounding an array region
[patent_app_type] => utility
[patent_app_number] => 17/182146
[patent_app_country] => US
[patent_app_date] => 2021-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3221
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17182146
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/182146 | Magnetoresistive random access memory having a ring of magnetic tunneling junction region surrounding an array region | Feb 21, 2021 | Issued |
Array
(
[id] => 16858402
[patent_doc_number] => 20210159147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-27
[patent_title] => SEMICONDUCTOR PACKAGES
[patent_app_type] => utility
[patent_app_number] => 17/168186
[patent_app_country] => US
[patent_app_date] => 2021-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7900
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17168186
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/168186 | Semiconductor packages having thermal conductive patterns surrounding the semiconductor die | Feb 4, 2021 | Issued |
Array
(
[id] => 16904794
[patent_doc_number] => 20210183710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => COMPLEMENTARY METAL OXIDE SEMICONDUCTOR DEVICE HAVING FIN FIELD EFFECT TRANSISTORS WITH A COMMON METAL GATE
[patent_app_type] => utility
[patent_app_number] => 17/166692
[patent_app_country] => US
[patent_app_date] => 2021-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7821
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17166692
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/166692 | Complementary metal oxide semiconductor device having fin field effect transistors with a common metal gate | Feb 2, 2021 | Issued |
Array
(
[id] => 17780377
[patent_doc_number] => 20220246727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => APPARATUSES INCLUDING PASSING WORD LINES COMPRISING A BAND OFFSET MATERIAL, AND RELATED METHODS AND SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/165753
[patent_app_country] => US
[patent_app_date] => 2021-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12915
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17165753
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/165753 | Apparatuses including passing word lines comprising a band offset material, and related methods and systems | Feb 1, 2021 | Issued |
Array
(
[id] => 17764915
[patent_doc_number] => 20220238528
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => SEMICONDUCTOR DEVICE WITH CARBON LINER OVER GATE STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/158564
[patent_app_country] => US
[patent_app_date] => 2021-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7775
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17158564
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/158564 | Semiconductor device with carbon liner over gate structure and method for forming the same | Jan 25, 2021 | Issued |
Array
(
[id] => 17417151
[patent_doc_number] => 20220052055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/152360
[patent_app_country] => US
[patent_app_date] => 2021-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17152360
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/152360 | Method for fabricating a semiconductor device having a trench exposing a sidewall of the contact plug aligned with the sidewall of the substrate | Jan 18, 2021 | Issued |
Array
(
[id] => 17847983
[patent_doc_number] => 11437369
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => Array of multi-stack nanosheet structures
[patent_app_type] => utility
[patent_app_number] => 17/147587
[patent_app_country] => US
[patent_app_date] => 2021-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 8017
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17147587
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/147587 | Array of multi-stack nanosheet structures | Jan 12, 2021 | Issued |
Array
(
[id] => 18943631
[patent_doc_number] => 20240038770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => DISPLAY PANEL AND METHOD OF MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 17/271231
[patent_app_country] => US
[patent_app_date] => 2020-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7602
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17271231
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/271231 | DISPLAY PANEL AND METHOD OF MANUFACTURING SAME | Dec 29, 2020 | Pending |
Array
(
[id] => 18943631
[patent_doc_number] => 20240038770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => DISPLAY PANEL AND METHOD OF MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 17/271231
[patent_app_country] => US
[patent_app_date] => 2020-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7602
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17271231
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/271231 | DISPLAY PANEL AND METHOD OF MANUFACTURING SAME | Dec 29, 2020 | Pending |
Array
(
[id] => 18032174
[patent_doc_number] => 11515374
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-29
[patent_title] => Display device including a plurality of layers each including a light emitting layer and having an island shape
[patent_app_type] => utility
[patent_app_number] => 17/135926
[patent_app_country] => US
[patent_app_date] => 2020-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 6993
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17135926
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/135926 | Display device including a plurality of layers each including a light emitting layer and having an island shape | Dec 27, 2020 | Issued |
Array
(
[id] => 17956412
[patent_doc_number] => 11482525
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-25
[patent_title] => Method for manufacturing semiconductor structure with capacitor landing pad
[patent_app_type] => utility
[patent_app_number] => 17/129063
[patent_app_country] => US
[patent_app_date] => 2020-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 6355
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17129063
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/129063 | Method for manufacturing semiconductor structure with capacitor landing pad | Dec 20, 2020 | Issued |
Array
(
[id] => 17692178
[patent_doc_number] => 20220199471
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => Multi-Transistor Stack Architecture
[patent_app_type] => utility
[patent_app_number] => 17/125700
[patent_app_country] => US
[patent_app_date] => 2020-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6843
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17125700
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/125700 | Method of forming multi-stack transistors in a single semiconductor die | Dec 16, 2020 | Issued |