| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 17373780
[patent_doc_number] => 20220028832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => MULTI-CHIP PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/034184
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3830
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17034184
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/034184 | Multi-chip package structure having dummy pad disposed between input/output units | Sep 27, 2020 | Issued |
Array
(
[id] => 16873679
[patent_doc_number] => 20210167146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-03
[patent_title] => ORGANIC LIGHT-EMITTING DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/031813
[patent_app_country] => US
[patent_app_date] => 2020-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17031813
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/031813 | Organic light-emitting display apparatus and lift-off process for manufacturing the same | Sep 23, 2020 | Issued |
Array
(
[id] => 17486654
[patent_doc_number] => 20220094158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => ESD Protection Device with Reduced Harmonic Distortion
[patent_app_type] => utility
[patent_app_number] => 17/027226
[patent_app_country] => US
[patent_app_date] => 2020-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6635
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17027226
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/027226 | ESD protection device with reduced harmonic distortion | Sep 20, 2020 | Issued |
Array
(
[id] => 16529043
[patent_doc_number] => 20200403124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => LIGHT-EMITTING DEVICE HAVING A DIELECTRIC MULTILAYER FILM ARRANGED ON THE SIDE SURFACE OF THE LIGHT-EMITTING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 17/010828
[patent_app_country] => US
[patent_app_date] => 2020-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12662
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010828
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/010828 | Light-emitting device having a dielectric multilayer film arranged on the side surface of the light-emitting element | Sep 2, 2020 | Issued |
Array
(
[id] => 16509243
[patent_doc_number] => 20200388499
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => Interconnect Structure Having a Carbon-Containing Barrier Layer
[patent_app_type] => utility
[patent_app_number] => 17/000430
[patent_app_country] => US
[patent_app_date] => 2020-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4536
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17000430
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/000430 | Interconnect structure having a carbon-containing barrier layer | Aug 23, 2020 | Issued |
Array
(
[id] => 16487552
[patent_doc_number] => 20200381161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => VERTICAL INDUCTOR FOR WLCSP
[patent_app_type] => utility
[patent_app_number] => 16/993152
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9484
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16993152
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/993152 | Vertical inductor for WLCSP | Aug 12, 2020 | Issued |
Array
(
[id] => 16631738
[patent_doc_number] => 20210050391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/991486
[patent_app_country] => US
[patent_app_date] => 2020-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7587
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16991486
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/991486 | Method of manufacturing a display apparatus having a first and a second heat shrink layer on a heating pattern | Aug 11, 2020 | Issued |
Array
(
[id] => 18054193
[patent_doc_number] => 11527588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-13
[patent_title] => Display apparatus having an even pattern layer comprising a plurality of protrusions and grooves arranged on a substrate and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/990158
[patent_app_country] => US
[patent_app_date] => 2020-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 11314
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16990158
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/990158 | Display apparatus having an even pattern layer comprising a plurality of protrusions and grooves arranged on a substrate and manufacturing method thereof | Aug 10, 2020 | Issued |
Array
(
[id] => 17389352
[patent_doc_number] => 20220037204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => METHODS AND APPARATUS FOR FORMING STABILIZATION LAYERS
[patent_app_type] => utility
[patent_app_number] => 16/983402
[patent_app_country] => US
[patent_app_date] => 2020-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2599
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16983402
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/983402 | METHODS AND APPARATUS FOR FORMING STABILIZATION LAYERS | Aug 2, 2020 | Abandoned |
Array
(
[id] => 16456398
[patent_doc_number] => 20200365824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => ORGANIC LIGHT-EMITTING DISPLAY APPARATUS FOR INCREASING CONTACT AREA BETWEEN SEALING MEMBER AND INSULATING LAYERS
[patent_app_type] => utility
[patent_app_number] => 16/983440
[patent_app_country] => US
[patent_app_date] => 2020-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16983440
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/983440 | Organic light-emitting display apparatus for increasing contact area between sealing member and insulating layers | Aug 2, 2020 | Issued |
Array
(
[id] => 16567016
[patent_doc_number] => 10892393
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-12
[patent_title] => Light emitting device having external connection with different width
[patent_app_type] => utility
[patent_app_number] => 16/945538
[patent_app_country] => US
[patent_app_date] => 2020-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 32
[patent_no_of_words] => 12584
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16945538
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/945538 | Light emitting device having external connection with different width | Jul 30, 2020 | Issued |
Array
(
[id] => 17410330
[patent_doc_number] => 11251229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Method of manufacturing an image sensor having an etch stop layer on an insulation layer
[patent_app_type] => utility
[patent_app_number] => 16/927240
[patent_app_country] => US
[patent_app_date] => 2020-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 9736
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16927240
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/927240 | Method of manufacturing an image sensor having an etch stop layer on an insulation layer | Jul 12, 2020 | Issued |
Array
(
[id] => 16661034
[patent_doc_number] => 20210057671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => ORGANIC ELECTROLUMINESCENT SUBSTRATE AND ORGANIC ELECTROLUMINESCENT DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 16/925665
[patent_app_country] => US
[patent_app_date] => 2020-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2505
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16925665
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/925665 | ORGANIC ELECTROLUMINESCENT SUBSTRATE AND ORGANIC ELECTROLUMINESCENT DISPLAY PANEL | Jul 9, 2020 | Abandoned |
Array
(
[id] => 16601141
[patent_doc_number] => 20210027672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 16/923106
[patent_app_country] => US
[patent_app_date] => 2020-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6219
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16923106
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/923106 | Display panel having an auxiliary layer overlapped with a bendable region | Jul 7, 2020 | Issued |
Array
(
[id] => 16827944
[patent_doc_number] => 20210143237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 16/922218
[patent_app_country] => US
[patent_app_date] => 2020-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15560
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16922218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/922218 | Display panel having a first conductive layer connecting the first pixel electrode to the first synchronization pixel electrode | Jul 6, 2020 | Issued |
Array
(
[id] => 17825932
[patent_doc_number] => 11430888
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Integrated assemblies having transistors configured for high-voltage applications
[patent_app_type] => utility
[patent_app_number] => 16/919520
[patent_app_country] => US
[patent_app_date] => 2020-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 6315
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16919520
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/919520 | Integrated assemblies having transistors configured for high-voltage applications | Jul 1, 2020 | Issued |
Array
(
[id] => 16348250
[patent_doc_number] => 20200312901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => CMOS IMAGE SENSOR WITH COMPACT PIXEL LAYOUT
[patent_app_type] => utility
[patent_app_number] => 16/902509
[patent_app_country] => US
[patent_app_date] => 2020-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6161
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 400
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16902509
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/902509 | CMOS image sensor with compact pixel layout | Jun 15, 2020 | Issued |
Array
(
[id] => 17295498
[patent_doc_number] => 20210391337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => MICROELECTRONIC DEVICES INCLUDING PASSING WORD LINE STRUCTURES, AND RELATED ELECTRONIC SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 16/899339
[patent_app_country] => US
[patent_app_date] => 2020-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11647
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16899339
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/899339 | Microelectronic devices including passing word line structures, and related electronic systems and methods | Jun 10, 2020 | Issued |
Array
(
[id] => 16528867
[patent_doc_number] => 20200402948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => ELECTRONIC PACKAGE STRUCTURE AND CHIP THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/897424
[patent_app_country] => US
[patent_app_date] => 2020-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4815
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16897424
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/897424 | Electronic package structure with a core ground wire and chip thereof | Jun 9, 2020 | Issued |
Array
(
[id] => 16316132
[patent_doc_number] => 20200294870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => Semiconductor Device Package and Method
[patent_app_type] => utility
[patent_app_number] => 16/889348
[patent_app_country] => US
[patent_app_date] => 2020-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10407
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16889348
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/889348 | Method of forming semiconductor device package having dummy devices on a first die | May 31, 2020 | Issued |