Hoai V. Pham

Array ( [id] => 5606164 [patent_doc_number] => 20060267680 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'Component arrangement having a transistor and an open-load detector' [patent_app_type] => utility [patent_app_number] => 11/369279 [patent_app_country] => US [patent_app_date] => 2006-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3577 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20060267680.pdf [firstpage_image] =>[orig_patent_app_number] => 11369279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5670303 [patent_doc_number] => 20060175657 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-10 [patent_title] => 'Advanced CMOS using super steep retrograde wells' [patent_app_type] => utility [patent_app_number] => 11/362908 [patent_app_country] => US [patent_app_date] => 2006-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3465 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20060175657.pdf [firstpage_image] =>[orig_patent_app_number] => 11362908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 443762 [patent_doc_number] => 07256500 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-14 [patent_title] => 'Semiconductor device using metal nitride as insulating film' [patent_app_type] => utility [patent_app_number] => 11/362872 [patent_app_country] => US [patent_app_date] => 2006-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 21 [patent_no_of_words] => 6094 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/256/07256500.pdf [firstpage_image] =>[orig_patent_app_number] => 11362872 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5652939 [patent_doc_number] => 20060138674 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'Method for fabricating thermally enhanced semiconductor package' [patent_app_type] => utility [patent_app_number] => 11/362419 [patent_app_country] => US [patent_app_date] => 2006-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3311 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20060138674.pdf [firstpage_image] =>[orig_patent_app_number] => 11362419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5645827 [patent_doc_number] => 20060131559 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-22 [patent_title] => 'Method of manufacturing a semiconductor device with a silicon-germanium gate electrode' [patent_app_type] => utility [patent_app_number] => 11/353990 [patent_app_country] => US [patent_app_date] => 2006-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9718 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0131/20060131559.pdf [firstpage_image] =>[orig_patent_app_number] => 11353990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 443736 [patent_doc_number] => 07256485 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-14 [patent_title] => 'Semiconductor device having bonding pad of the first chip thicker than bonding pad of the second chip' [patent_app_type] => utility [patent_app_number] => 11/350889 [patent_app_country] => US [patent_app_date] => 2006-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3740 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/256/07256485.pdf [firstpage_image] =>[orig_patent_app_number] => 11350889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 563798 [patent_doc_number] => 07157776 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-02 [patent_title] => 'Semiconductor device, manufacturing method thereof, and CMOS integrated circuit device' [patent_app_type] => utility [patent_app_number] => 11/345238 [patent_app_country] => US [patent_app_date] => 2006-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 44 [patent_no_of_words] => 9660 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/157/07157776.pdf [firstpage_image] =>[orig_patent_app_number] => 11345238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5670316 [patent_doc_number] => 20060175670 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-10 [patent_title] => 'Field effect transistor and method of manufacturing a field effect transistor' [patent_app_type] => utility [patent_app_number] => 11/340699 [patent_app_country] => US [patent_app_date] => 2006-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5968 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20060175670.pdf [firstpage_image] =>[orig_patent_app_number] => 11340699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5008113 [patent_doc_number] => 20070278590 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-06 [patent_title] => 'CMOS WITH DUAL METAL GATE' [patent_app_type] => utility [patent_app_number] => 11/306748 [patent_app_country] => US [patent_app_date] => 2006-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 5784 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20070278590.pdf [firstpage_image] =>[orig_patent_app_number] => 11306748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4954990 [patent_doc_number] => 20080188014 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-07 [patent_title] => 'FEED FORWARD SILICIDE CONTROL SCHEME BASED ON SPACER HEIGHT CONTROLLING PRECLEAN TIME' [patent_app_type] => utility [patent_app_number] => 11/306717 [patent_app_country] => US [patent_app_date] => 2006-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2231 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20080188014.pdf [firstpage_image] =>[orig_patent_app_number] => 11306717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 915332 [patent_doc_number] => 07326986 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-05 [patent_title] => 'Trench memory' [patent_app_type] => utility [patent_app_number] => 11/306669 [patent_app_country] => US [patent_app_date] => 2006-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2863 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/326/07326986.pdf [firstpage_image] =>[orig_patent_app_number] => 11306669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5152126 [patent_doc_number] => 20070035008 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-15 [patent_title] => 'Thin IC package for improving heat dissipation from chip backside' [patent_app_type] => utility [patent_app_number] => 11/322409 [patent_app_country] => US [patent_app_date] => 2006-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2678 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20070035008.pdf [firstpage_image] =>[orig_patent_app_number] => 11322409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5019521 [patent_doc_number] => 20070145487 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Multigate device with recessed strain regions' [patent_app_type] => utility [patent_app_number] => 11/320309 [patent_app_country] => US [patent_app_date] => 2005-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6648 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20070145487.pdf [firstpage_image] =>[orig_patent_app_number] => 11320309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 282172 [patent_doc_number] => 07554173 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-30 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/722112 [patent_app_country] => US [patent_app_date] => 2005-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 8290 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/554/07554173.pdf [firstpage_image] =>[orig_patent_app_number] => 11722112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 582975 [patent_doc_number] => 07445956 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-04 [patent_title] => 'Flexible MEMS thin film without manufactured substrate and process for producing the same' [patent_app_type] => utility [patent_app_number] => 11/287427 [patent_app_country] => US [patent_app_date] => 2005-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4308 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/445/07445956.pdf [firstpage_image] =>[orig_patent_app_number] => 11287427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 512946 [patent_doc_number] => 07196358 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-03-27 [patent_title] => 'Light emitting diode module with high heat dissipation' [patent_app_type] => utility [patent_app_number] => 11/286669 [patent_app_country] => US [patent_app_date] => 2005-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 1658 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/196/07196358.pdf [firstpage_image] =>[orig_patent_app_number] => 11286669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 833788 [patent_doc_number] => 07397079 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-08 [patent_title] => 'Non-volatile memory device and methods of forming the same' [patent_app_type] => utility [patent_app_number] => 11/245527 [patent_app_country] => US [patent_app_date] => 2005-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 5400 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/397/07397079.pdf [firstpage_image] =>[orig_patent_app_number] => 11245527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 344997 [patent_doc_number] => 07498184 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-03 [patent_title] => 'Production method for semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/580107 [patent_app_country] => US [patent_app_date] => 2005-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 10044 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/498/07498184.pdf [firstpage_image] =>[orig_patent_app_number] => 10580107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5810844 [patent_doc_number] => 20060081952 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-20 [patent_title] => 'Inflected Magnetoresistive Structures, Memory Cells Having Inflected Magnetoresistive Structures, and Fabrication Methods' [patent_app_type] => utility [patent_app_number] => 11/163118 [patent_app_country] => US [patent_app_date] => 2005-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 11214 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0081/20060081952.pdf [firstpage_image] =>[orig_patent_app_number] => 11163118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5104375 [patent_doc_number] => 20070063250 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'Split gate field effect transistor device with aligned gate electrode sidewalls' [patent_app_type] => utility [patent_app_number] => 11/230348 [patent_app_country] => US [patent_app_date] => 2005-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2323 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20070063250.pdf [firstpage_image] =>[orig_patent_app_number] => 11230348 [rel_patent_id] =>[rel_patent_doc_number] =>)