
Hoai V. Pham
Examiner (ID: 18096)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2814, 2892, 2811 |
| Total Applications | 2250 |
| Issued Applications | 2043 |
| Pending Applications | 85 |
| Abandoned Applications | 160 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5750935
[patent_doc_number] => 20060220084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'Magnetoresistive effect element and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/167279
[patent_app_country] => US
[patent_app_date] => 2005-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5206
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20060220084.pdf
[firstpage_image] =>[orig_patent_app_number] => 11167279
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/167279 | Magnetoresistive effect element and method for fabricating the same | Jun 27, 2005 | Abandoned |
Array
(
[id] => 5724189
[patent_doc_number] => 20060054949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-16
[patent_title] => 'Ferroelectric memory and method of manufacturing same'
[patent_app_type] => utility
[patent_app_number] => 11/166168
[patent_app_country] => US
[patent_app_date] => 2005-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3945
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20060054949.pdf
[firstpage_image] =>[orig_patent_app_number] => 11166168
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/166168 | Ferroelectric memory and method of manufacturing same | Jun 26, 2005 | Abandoned |
Array
(
[id] => 5713231
[patent_doc_number] => 20060076594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-13
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 11/155609
[patent_app_country] => US
[patent_app_date] => 2005-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7743
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0076/20060076594.pdf
[firstpage_image] =>[orig_patent_app_number] => 11155609
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/155609 | Semiconductor memory device including capacitor with conductive hydrogen diffusion prevention wiring film | Jun 19, 2005 | Issued |
Array
(
[id] => 586693
[patent_doc_number] => 07439097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-21
[patent_title] => 'Taped lead frames and methods of making and using the same in semiconductor packaging'
[patent_app_type] => utility
[patent_app_number] => 11/155878
[patent_app_country] => US
[patent_app_date] => 2005-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 50
[patent_no_of_words] => 5288
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/439/07439097.pdf
[firstpage_image] =>[orig_patent_app_number] => 11155878
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/155878 | Taped lead frames and methods of making and using the same in semiconductor packaging | Jun 16, 2005 | Issued |
| 11/156078 | HBT with configurable emitter | Jun 15, 2005 | Abandoned |
Array
(
[id] => 5898263
[patent_doc_number] => 20060043496
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/153498
[patent_app_country] => US
[patent_app_date] => 2005-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9075
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20060043496.pdf
[firstpage_image] =>[orig_patent_app_number] => 11153498
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/153498 | Semiconductor device and method for fabricating the same | Jun 15, 2005 | Abandoned |
Array
(
[id] => 5640514
[patent_doc_number] => 20060278969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-14
[patent_title] => 'Methods for reducing stress in microelectronic devices and microelectronic devices formed using such methods'
[patent_app_type] => utility
[patent_app_number] => 11/153529
[patent_app_country] => US
[patent_app_date] => 2005-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3660
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20060278969.pdf
[firstpage_image] =>[orig_patent_app_number] => 11153529
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/153529 | Methods for reducing stress in microelectronic devices and microelectronic devices formed using such methods | Jun 13, 2005 | Issued |
Array
(
[id] => 5628850
[patent_doc_number] => 20060145318
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-06
[patent_title] => 'DFN semiconductor package having reduced electrical resistance'
[patent_app_type] => utility
[patent_app_number] => 11/150489
[patent_app_country] => US
[patent_app_date] => 2005-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3460
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20060145318.pdf
[firstpage_image] =>[orig_patent_app_number] => 11150489
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/150489 | DFN semiconductor package having reduced electrical resistance | Jun 9, 2005 | Issued |
Array
(
[id] => 7248019
[patent_doc_number] => 20050272216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'Method of making a semiconductor device, and semiconductor device made thereby'
[patent_app_type] => utility
[patent_app_number] => 11/150499
[patent_app_country] => US
[patent_app_date] => 2005-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9768
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20050272216.pdf
[firstpage_image] =>[orig_patent_app_number] => 11150499
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/150499 | Method of making a semiconductor device, and semiconductor device made thereby | Jun 8, 2005 | Issued |
Array
(
[id] => 7019592
[patent_doc_number] => 20050221611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-06
[patent_title] => 'Wiring structure of a semiconductor integrated circuit and a method of forming the wiring structure'
[patent_app_type] => utility
[patent_app_number] => 11/143635
[patent_app_country] => US
[patent_app_date] => 2005-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 31938
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0221/20050221611.pdf
[firstpage_image] =>[orig_patent_app_number] => 11143635
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/143635 | Wiring structure of a semiconductor integrated circuit and a method of forming the wiring structure | Jun 2, 2005 | Abandoned |
Array
(
[id] => 7229007
[patent_doc_number] => 20050269707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'Transparent conductive film'
[patent_app_type] => utility
[patent_app_number] => 11/141009
[patent_app_country] => US
[patent_app_date] => 2005-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6003
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0269/20050269707.pdf
[firstpage_image] =>[orig_patent_app_number] => 11141009
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/141009 | Transparent conductive film | May 31, 2005 | Issued |
Array
(
[id] => 7053940
[patent_doc_number] => 20050275112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-15
[patent_title] => 'High power MCM package with improved planarity and heat dissipation'
[patent_app_type] => utility
[patent_app_number] => 11/141861
[patent_app_country] => US
[patent_app_date] => 2005-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1744
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20050275112.pdf
[firstpage_image] =>[orig_patent_app_number] => 11141861
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/141861 | High power MCM package with improved planarity and heat dissipation | May 31, 2005 | Issued |
Array
(
[id] => 473971
[patent_doc_number] => 07230283
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-06-12
[patent_title] => 'Semiconductor device having a metal conductor in ohmic contact with the gate region on the bottom of each groove'
[patent_app_type] => utility
[patent_app_number] => 11/138298
[patent_app_country] => US
[patent_app_date] => 2005-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 4442
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/230/07230283.pdf
[firstpage_image] =>[orig_patent_app_number] => 11138298
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/138298 | Semiconductor device having a metal conductor in ohmic contact with the gate region on the bottom of each groove | May 26, 2005 | Issued |
Array
(
[id] => 7214080
[patent_doc_number] => 20050253196
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-17
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/137539
[patent_app_country] => US
[patent_app_date] => 2005-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 11781
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0253/20050253196.pdf
[firstpage_image] =>[orig_patent_app_number] => 11137539
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/137539 | Semiconductor device and manufacturing method thereof | May 25, 2005 | Issued |
Array
(
[id] => 5605601
[patent_doc_number] => 20060267117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-30
[patent_title] => 'Nickel silicide method and structure'
[patent_app_type] => utility
[patent_app_number] => 11/136159
[patent_app_country] => US
[patent_app_date] => 2005-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3076
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20060267117.pdf
[firstpage_image] =>[orig_patent_app_number] => 11136159
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/136159 | Nickel silicide method and structure | May 23, 2005 | Issued |
Array
(
[id] => 442849
[patent_doc_number] => 07256119
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-14
[patent_title] => 'Semiconductor device having trench structures and method'
[patent_app_type] => utility
[patent_app_number] => 11/132949
[patent_app_country] => US
[patent_app_date] => 2005-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 3121
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/256/07256119.pdf
[firstpage_image] =>[orig_patent_app_number] => 11132949
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/132949 | Semiconductor device having trench structures and method | May 19, 2005 | Issued |
Array
(
[id] => 296392
[patent_doc_number] => 07541664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-02
[patent_title] => 'Lead frame and semiconductor device having the lead frame'
[patent_app_type] => utility
[patent_app_number] => 11/134138
[patent_app_country] => US
[patent_app_date] => 2005-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 6571
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/541/07541664.pdf
[firstpage_image] =>[orig_patent_app_number] => 11134138
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/134138 | Lead frame and semiconductor device having the lead frame | May 19, 2005 | Issued |
Array
(
[id] => 5765919
[patent_doc_number] => 20050263909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/133379
[patent_app_country] => US
[patent_app_date] => 2005-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7918
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0263/20050263909.pdf
[firstpage_image] =>[orig_patent_app_number] => 11133379
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/133379 | Semiconductor device with reduced electromigration | May 19, 2005 | Issued |
Array
(
[id] => 484512
[patent_doc_number] => 07221054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-22
[patent_title] => 'Bump structure'
[patent_app_type] => utility
[patent_app_number] => 11/133279
[patent_app_country] => US
[patent_app_date] => 2005-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 5574
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/221/07221054.pdf
[firstpage_image] =>[orig_patent_app_number] => 11133279
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/133279 | Bump structure | May 19, 2005 | Issued |
Array
(
[id] => 5622837
[patent_doc_number] => 20060261342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-23
[patent_title] => 'Imaging device having a pixel cell with a transparent conductive interconnect line and the method of making the pixel cell'
[patent_app_type] => utility
[patent_app_number] => 11/132179
[patent_app_country] => US
[patent_app_date] => 2005-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5066
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0261/20060261342.pdf
[firstpage_image] =>[orig_patent_app_number] => 11132179
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/132179 | Imaging device having a pixel cell with a transparent conductive interconnect line and the method of making the pixel cell | May 18, 2005 | Issued |