
Hoai V. Pham
Examiner (ID: 18096)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2814, 2892, 2811 |
| Total Applications | 2250 |
| Issued Applications | 2043 |
| Pending Applications | 85 |
| Abandoned Applications | 160 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 868115
[patent_doc_number] => 07364959
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-29
[patent_title] => 'Method for manufacturing a MOS transistor'
[patent_app_type] => utility
[patent_app_number] => 11/133706
[patent_app_country] => US
[patent_app_date] => 2005-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 5274
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/364/07364959.pdf
[firstpage_image] =>[orig_patent_app_number] => 11133706
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/133706 | Method for manufacturing a MOS transistor | May 18, 2005 | Issued |
Array
(
[id] => 5622840
[patent_doc_number] => 20060261345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-23
[patent_title] => 'High voltage silicon carbide devices having bi-directional blocking capabilities and methods of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/131509
[patent_app_country] => US
[patent_app_date] => 2005-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6108
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0261/20060261345.pdf
[firstpage_image] =>[orig_patent_app_number] => 11131509
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/131509 | High voltage silicon carbide devices having bi-directional blocking capabilities | May 17, 2005 | Issued |
Array
(
[id] => 6975435
[patent_doc_number] => 20050285150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-29
[patent_title] => 'Field effect transistor, transistor arrangement and method for producing a semiconducting monocrystalline substrate and a transistor arrangement'
[patent_app_type] => utility
[patent_app_number] => 11/131938
[patent_app_country] => US
[patent_app_date] => 2005-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8133
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20050285150.pdf
[firstpage_image] =>[orig_patent_app_number] => 11131938
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/131938 | Transistor arrangement in monocrystalline substrate having stress exerting insulators | May 16, 2005 | Issued |
Array
(
[id] => 920150
[patent_doc_number] => 07321163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-22
[patent_title] => 'Semiconductor device including a plurality of circuit element chips and a manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/129328
[patent_app_country] => US
[patent_app_date] => 2005-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 5466
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/321/07321163.pdf
[firstpage_image] =>[orig_patent_app_number] => 11129328
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/129328 | Semiconductor device including a plurality of circuit element chips and a manufacturing method thereof | May 15, 2005 | Issued |
Array
(
[id] => 191258
[patent_doc_number] => 07642571
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-05
[patent_title] => 'Substrate core'
[patent_app_type] => utility
[patent_app_number] => 11/128768
[patent_app_country] => US
[patent_app_date] => 2005-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2979
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/642/07642571.pdf
[firstpage_image] =>[orig_patent_app_number] => 11128768
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/128768 | Substrate core | May 11, 2005 | Issued |
Array
(
[id] => 5730226
[patent_doc_number] => 20060255340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-16
[patent_title] => 'Surface passivated photovoltaic devices'
[patent_app_type] => utility
[patent_app_number] => 11/127648
[patent_app_country] => US
[patent_app_date] => 2005-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7966
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0255/20060255340.pdf
[firstpage_image] =>[orig_patent_app_number] => 11127648
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/127648 | Surface passivated photovoltaic devices | May 11, 2005 | Issued |
Array
(
[id] => 278293
[patent_doc_number] => 07557369
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-07
[patent_title] => 'Display and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/123188
[patent_app_country] => US
[patent_app_date] => 2005-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4838
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/557/07557369.pdf
[firstpage_image] =>[orig_patent_app_number] => 11123188
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/123188 | Display and method for manufacturing the same | May 5, 2005 | Issued |
Array
(
[id] => 5659155
[patent_doc_number] => 20060249751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-09
[patent_title] => 'High voltage field effect device and method'
[patent_app_type] => utility
[patent_app_number] => 11/124469
[patent_app_country] => US
[patent_app_date] => 2005-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5307
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0249/20060249751.pdf
[firstpage_image] =>[orig_patent_app_number] => 11124469
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/124469 | High voltage field effect device and method | May 5, 2005 | Issued |
Array
(
[id] => 421848
[patent_doc_number] => 07273779
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-25
[patent_title] => 'Method of forming a double-sided capacitor'
[patent_app_type] => utility
[patent_app_number] => 11/122929
[patent_app_country] => US
[patent_app_date] => 2005-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 29
[patent_no_of_words] => 6987
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/273/07273779.pdf
[firstpage_image] =>[orig_patent_app_number] => 11122929
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/122929 | Method of forming a double-sided capacitor | May 3, 2005 | Issued |
Array
(
[id] => 876067
[patent_doc_number] => 07358128
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-15
[patent_title] => 'Method for manufacturing a transistor'
[patent_app_type] => utility
[patent_app_number] => 11/121499
[patent_app_country] => US
[patent_app_date] => 2005-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2872
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/358/07358128.pdf
[firstpage_image] =>[orig_patent_app_number] => 11121499
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/121499 | Method for manufacturing a transistor | May 2, 2005 | Issued |
Array
(
[id] => 425466
[patent_doc_number] => 07271449
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-18
[patent_title] => 'Semiconductor device having triple-well structure'
[patent_app_type] => utility
[patent_app_number] => 11/119849
[patent_app_country] => US
[patent_app_date] => 2005-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 29
[patent_no_of_words] => 7435
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/271/07271449.pdf
[firstpage_image] =>[orig_patent_app_number] => 11119849
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/119849 | Semiconductor device having triple-well structure | May 2, 2005 | Issued |
Array
(
[id] => 442822
[patent_doc_number] => 07256105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-14
[patent_title] => 'Semiconductor substrate and thin processing method for semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 11/120108
[patent_app_country] => US
[patent_app_date] => 2005-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 5834
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/256/07256105.pdf
[firstpage_image] =>[orig_patent_app_number] => 11120108
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/120108 | Semiconductor substrate and thin processing method for semiconductor substrate | May 1, 2005 | Issued |
Array
(
[id] => 408802
[patent_doc_number] => 07285838
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-10-23
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/117689
[patent_app_country] => US
[patent_app_date] => 2005-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 63
[patent_figures_cnt] => 69
[patent_no_of_words] => 21078
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/285/07285838.pdf
[firstpage_image] =>[orig_patent_app_number] => 11117689
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/117689 | Semiconductor device and method of manufacturing the same | Apr 28, 2005 | Issued |
Array
(
[id] => 453956
[patent_doc_number] => 07247913
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-24
[patent_title] => 'Semiconductor device having a Schottky source/drain transistor'
[patent_app_type] => utility
[patent_app_number] => 11/116328
[patent_app_country] => US
[patent_app_date] => 2005-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 37
[patent_no_of_words] => 4168
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/247/07247913.pdf
[firstpage_image] =>[orig_patent_app_number] => 11116328
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/116328 | Semiconductor device having a Schottky source/drain transistor | Apr 27, 2005 | Issued |
Array
(
[id] => 6963823
[patent_doc_number] => 20050230720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-20
[patent_title] => 'SOLID-STATE IMAGE SENSOR'
[patent_app_type] => utility
[patent_app_number] => 11/099629
[patent_app_country] => US
[patent_app_date] => 2005-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5320
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20050230720.pdf
[firstpage_image] =>[orig_patent_app_number] => 11099629
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/099629 | Solid-state image sensor | Apr 5, 2005 | Issued |
Array
(
[id] => 7136930
[patent_doc_number] => 20050181596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Semiconductor device having an organic anti-reflective coating (ARC) and method therefor'
[patent_app_type] => utility
[patent_app_number] => 11/100163
[patent_app_country] => US
[patent_app_date] => 2005-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2137
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0181/20050181596.pdf
[firstpage_image] =>[orig_patent_app_number] => 11100163
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/100163 | Semiconductor device having an organic anti-reflective coating (ARC) and method therefor | Apr 5, 2005 | Issued |
Array
(
[id] => 5736063
[patent_doc_number] => 20060006453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-12
[patent_title] => 'Nonvolatile semiconductor memory device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/099658
[patent_app_country] => US
[patent_app_date] => 2005-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4561
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20060006453.pdf
[firstpage_image] =>[orig_patent_app_number] => 11099658
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/099658 | Nonvolatile semiconductor memory device | Apr 5, 2005 | Issued |
Array
(
[id] => 7176626
[patent_doc_number] => 20050189605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-01
[patent_title] => 'Integrated circuit logic with self compensating shapes'
[patent_app_type] => utility
[patent_app_number] => 11/097552
[patent_app_country] => US
[patent_app_date] => 2005-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2937
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20050189605.pdf
[firstpage_image] =>[orig_patent_app_number] => 11097552
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/097552 | Integrated circuit logic with self compensating shapes | Mar 31, 2005 | Issued |
Array
(
[id] => 690430
[patent_doc_number] => 07074664
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-07-11
[patent_title] => 'Dual metal gate electrode semiconductor fabrication process and structure thereof'
[patent_app_type] => utility
[patent_app_number] => 11/092418
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 3398
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/074/07074664.pdf
[firstpage_image] =>[orig_patent_app_number] => 11092418
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/092418 | Dual metal gate electrode semiconductor fabrication process and structure thereof | Mar 28, 2005 | Issued |
Array
(
[id] => 5113047
[patent_doc_number] => 20070196962
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-23
[patent_title] => 'Method for manufacturing thin film transistor'
[patent_app_type] => utility
[patent_app_number] => 10/592527
[patent_app_country] => US
[patent_app_date] => 2005-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 22280
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0196/20070196962.pdf
[firstpage_image] =>[orig_patent_app_number] => 10592527
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/592527 | Method for manufacturing thin film transistor | Mar 14, 2005 | Issued |