
Hoang Quan Tran Ho
Examiner (ID: 5284)
| Most Active Art Unit | 2818 |
| Art Unit(s) | CQIC, 6221, 2818 |
| Total Applications | 694 |
| Issued Applications | 485 |
| Pending Applications | 14 |
| Abandoned Applications | 200 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16233996
[patent_doc_number] => 10741560
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-11
[patent_title] => High resistance readout FET for cognitive device
[patent_app_type] => utility
[patent_app_number] => 15/794195
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 6744
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15794195
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/794195 | High resistance readout FET for cognitive device | Oct 25, 2017 | Issued |
Array
(
[id] => 12162640
[patent_doc_number] => 20180033906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'MONOLITHIC INTEGRATION OF III-V CELLS FOR POWERING MEMORY ERASURE DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/725742
[patent_app_country] => US
[patent_app_date] => 2017-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6021
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15725742
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/725742 | Monolithic integration of III-V cells for powering memory erasure devices | Oct 4, 2017 | Issued |
Array
(
[id] => 12154778
[patent_doc_number] => 20180026041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'Vertical Memory Devices and Methods of Manufacturing the Same'
[patent_app_type] => utility
[patent_app_number] => 15/712836
[patent_app_country] => US
[patent_app_date] => 2017-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 20023
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15712836
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/712836 | Vertical memory devices and methods of manufacturing the same | Sep 21, 2017 | Issued |
Array
(
[id] => 12780031
[patent_doc_number] => 20180151845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/694190
[patent_app_country] => US
[patent_app_date] => 2017-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12743
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694190
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694190 | Display device and method for manufacturing the same | Aug 31, 2017 | Issued |
Array
(
[id] => 15375941
[patent_doc_number] => 10529698
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Semiconductor packages and methods of forming same
[patent_app_type] => utility
[patent_app_number] => 15/694273
[patent_app_country] => US
[patent_app_date] => 2017-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 16577
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694273
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694273 | Semiconductor packages and methods of forming same | Aug 31, 2017 | Issued |
Array
(
[id] => 14018629
[patent_doc_number] => 20190071308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => SEMICONDUCTOR DEVICE WITH PATTERNED CONTACT AREA
[patent_app_type] => utility
[patent_app_number] => 15/694301
[patent_app_country] => US
[patent_app_date] => 2017-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5207
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694301
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694301 | Semiconductor device with patterned contact area | Aug 31, 2017 | Issued |
Array
(
[id] => 13785843
[patent_doc_number] => 20190006460
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-03
[patent_title] => HIGH VOLTAGE RESISTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/694341
[patent_app_country] => US
[patent_app_date] => 2017-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8624
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694341
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694341 | High voltage resistor device | Aug 31, 2017 | Issued |
Array
(
[id] => 14024711
[patent_doc_number] => 20190074349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => LOW WARPAGE HIGH DENSITY TRENCH CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 15/694218
[patent_app_country] => US
[patent_app_date] => 2017-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7312
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694218
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694218 | Low warpage high density trench capacitor | Aug 31, 2017 | Issued |
Array
(
[id] => 14753121
[patent_doc_number] => 20190259734
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => Integrated RGB LED Display Screen
[patent_app_type] => utility
[patent_app_number] => 16/346109
[patent_app_country] => US
[patent_app_date] => 2017-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3210
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16346109
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/346109 | Integrated RGB LED Display Screen | Jun 20, 2017 | Abandoned |
Array
(
[id] => 11974787
[patent_doc_number] => 20170278941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'Metal Gate Structure with Device Gain and Yield Improvement'
[patent_app_type] => utility
[patent_app_number] => 15/619103
[patent_app_country] => US
[patent_app_date] => 2017-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2597
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15619103
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/619103 | Metal gate structure with multi-layer composition | Jun 8, 2017 | Issued |
Array
(
[id] => 11959597
[patent_doc_number] => 20170263749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'Integrated Circuit Transistor Structure with High Germanium Concentration SiGe Stressor'
[patent_app_type] => utility
[patent_app_number] => 15/600311
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2889
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15600311
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/600311 | Integrated circuit transistor structure with high germanium concentration SiGe stressor | May 18, 2017 | Issued |
Array
(
[id] => 15488661
[patent_doc_number] => 10559694
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-11
[patent_title] => Graphene transistors on microbial cellulose
[patent_app_type] => utility
[patent_app_number] => 15/590298
[patent_app_country] => US
[patent_app_date] => 2017-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 34
[patent_no_of_words] => 3331
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15590298
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/590298 | Graphene transistors on microbial cellulose | May 8, 2017 | Issued |
Array
(
[id] => 13769275
[patent_doc_number] => 10176987
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-08
[patent_title] => SiC epitaxial wafer and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/587258
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 28
[patent_no_of_words] => 19365
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15587258
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/587258 | SiC epitaxial wafer and method for manufacturing the same | May 3, 2017 | Issued |
Array
(
[id] => 12223485
[patent_doc_number] => 20180061845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'VERTICAL FIELD EFFECT TRANSISTOR INCLUDING INTEGRATED ANTIFUSE'
[patent_app_type] => utility
[patent_app_number] => 15/486599
[patent_app_country] => US
[patent_app_date] => 2017-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4975
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15486599
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/486599 | Vertical field effect transistor including integrated antifuse | Apr 12, 2017 | Issued |
Array
(
[id] => 11840156
[patent_doc_number] => 20170221876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'ELECTROSTATIC DISCHARGE PROTECTION SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/484143
[patent_app_country] => US
[patent_app_date] => 2017-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11834
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15484143
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/484143 | Electrostatic discharge protection semiconductor device | Apr 10, 2017 | Issued |
Array
(
[id] => 16448261
[patent_doc_number] => 10840192
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-17
[patent_title] => Stacked silicon package assembly having enhanced stiffener
[patent_app_type] => utility
[patent_app_number] => 15/481275
[patent_app_country] => US
[patent_app_date] => 2017-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 6910
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15481275
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/481275 | Stacked silicon package assembly having enhanced stiffener | Apr 5, 2017 | Issued |
Array
(
[id] => 11746781
[patent_doc_number] => 20170200854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-13
[patent_title] => 'SEMICONDUCTOR LIGHT-EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/472046
[patent_app_country] => US
[patent_app_date] => 2017-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5597
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15472046
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/472046 | Semiconductor light-emitting device and method for manufacturing the same | Mar 27, 2017 | Issued |
Array
(
[id] => 11732845
[patent_doc_number] => 20170194289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'PACKAGE-ON-PACKAGE STRUCTURE HAVING POLYMER-BASED MATERIAL FOR WARPAGE CONTROL'
[patent_app_type] => utility
[patent_app_number] => 15/461796
[patent_app_country] => US
[patent_app_date] => 2017-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2684
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15461796
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/461796 | Package-on-package structure having polymer-based material for warpage control | Mar 16, 2017 | Issued |
Array
(
[id] => 16021343
[patent_doc_number] => 20200185515
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => SEMICONDUCTOR STRUCTURE COMPRISING III-N MATERIAL
[patent_app_type] => utility
[patent_app_number] => 16/091478
[patent_app_country] => US
[patent_app_date] => 2017-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16091478
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/091478 | Semiconductor structure comprising III-N material | Feb 28, 2017 | Issued |
Array
(
[id] => 11710738
[patent_doc_number] => 20170179237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'III-V FIELD EFFECT TRANSISTOR ON A DIELECTRIC LAYER'
[patent_app_type] => utility
[patent_app_number] => 15/443087
[patent_app_country] => US
[patent_app_date] => 2017-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6393
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15443087
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/443087 | III-V field effect transistor on a dielectric layer | Feb 26, 2017 | Issued |