| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 7550597
[patent_doc_number] => 08062929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-22
[patent_title] => 'Semiconductor device and method of stacking same size semiconductor die electrically connected through conductive via formed around periphery of the die'
[patent_app_type] => utility
[patent_app_number] => 12/788785
[patent_app_country] => US
[patent_app_date] => 2010-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 54
[patent_no_of_words] => 5781
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/062/08062929.pdf
[firstpage_image] =>[orig_patent_app_number] => 12788785
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/788785 | Semiconductor device and method of stacking same size semiconductor die electrically connected through conductive via formed around periphery of the die | May 26, 2010 | Issued |
Array
(
[id] => 6230506
[patent_doc_number] => 20100184280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-22
[patent_title] => 'METHOD OF FORMING METAL ION TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 12/725817
[patent_app_country] => US
[patent_app_date] => 2010-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3811
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20100184280.pdf
[firstpage_image] =>[orig_patent_app_number] => 12725817
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/725817 | Method of forming metal ion transistor | Mar 16, 2010 | Issued |
Array
(
[id] => 6427092
[patent_doc_number] => 20100151620
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'PIN-TYPE PHOTO DETECTING ELEMENT WITH THREE SEMICONDUCTOR LAYERS, AND WINDOW SEMICONDUCTOR LAYER HAVING CONTROLLED THICKNESS'
[patent_app_type] => utility
[patent_app_number] => 12/711881
[patent_app_country] => US
[patent_app_date] => 2010-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8310
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20100151620.pdf
[firstpage_image] =>[orig_patent_app_number] => 12711881
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/711881 | Method of making PIN-type photo detecting element with a controlled thickness of window semiconductor layer | Feb 23, 2010 | Issued |
Array
(
[id] => 4539048
[patent_doc_number] => 07875494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-25
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/699962
[patent_app_country] => US
[patent_app_date] => 2010-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 10391
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/875/07875494.pdf
[firstpage_image] =>[orig_patent_app_number] => 12699962
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/699962 | Semiconductor device and manufacturing method thereof | Feb 3, 2010 | Issued |
Array
(
[id] => 6247503
[patent_doc_number] => 20100136719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-03
[patent_title] => 'THIN FILM TRANSISTOR SUBSTRATE HAVING ELECTRODE LAYERS THAT ARE FORMED ON INSULATING LAYER TO COVER COMMON VOLTAGE LINE AND GROUNDING LINE'
[patent_app_type] => utility
[patent_app_number] => 12/697962
[patent_app_country] => US
[patent_app_date] => 2010-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4180
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0136/20100136719.pdf
[firstpage_image] =>[orig_patent_app_number] => 12697962
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/697962 | Fabricating method of a thin film transistor substrate for liquid crystal display device of minimizing defects due to static electricity | Jan 31, 2010 | Issued |
Array
(
[id] => 6305791
[patent_doc_number] => 20100109647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-06
[patent_title] => 'PHYSICAL QUANTITY SENSING APPARATUS HAVING AN INTERNAL CIRCUIT, A FILTER CIRCUIT HAVING RESISTORS, POWER SUPPLY, GROUNDING, AND OUTPUT PADS, WITH THE LENGTH AND WIDTH OF WIRING BETWEEN THE OUTPUT OR POWER SUPPLY PAD AND THE INTERNAL CIRCUIT SET SO THAT THE RESISTANCE OF RESISTORS AND THE PARASITIC RESISTANCE COMPONENT OF THE WIRING SATISFY A CERTAIN RELATIONAL EXPRESSION'
[patent_app_type] => utility
[patent_app_number] => 12/687392
[patent_app_country] => US
[patent_app_date] => 2010-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5325
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20100109647.pdf
[firstpage_image] =>[orig_patent_app_number] => 12687392
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/687392 | PHYSICAL QUANTITY SENSING APPARATUS HAVING AN INTERNAL CIRCUIT, A FILTER CIRCUIT HAVING RESISTORS, POWER SUPPLY, GROUNDING, AND OUTPUT PADS, WITH THE LENGTH AND WIDTH OF WIRING BETWEEN THE OUTPUT OR POWER SUPPLY PAD AND THE INTERNAL CIRCUIT SET SO THAT THE RESISTANCE OF RESISTORS AND THE PARASITIC RESISTANCE COMPONENT OF THE WIRING SATISFY A CERTAIN RELATIONAL EXPRESSION | Jan 13, 2010 | Abandoned |
Array
(
[id] => 6471072
[patent_doc_number] => 20100207224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-19
[patent_title] => 'SOLID-STATE IMAGING DEVICE HAVING PENETRATION ELECTRODE FORMED IN SEMICONDUCTOR SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 12/629322
[patent_app_country] => US
[patent_app_date] => 2009-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3046
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0207/20100207224.pdf
[firstpage_image] =>[orig_patent_app_number] => 12629322
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/629322 | SOLID-STATE IMAGING DEVICE HAVING PENETRATION ELECTRODE FORMED IN SEMICONDUCTOR SUBSTRATE | Dec 1, 2009 | Abandoned |
Array
(
[id] => 10004156
[patent_doc_number] => 09048254
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-02
[patent_title] => 'Semiconductor structure having a metal gate with side wall spacers'
[patent_app_type] => utility
[patent_app_number] => 12/629064
[patent_app_country] => US
[patent_app_date] => 2009-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4511
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12629064
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/629064 | Semiconductor structure having a metal gate with side wall spacers | Dec 1, 2009 | Issued |
Array
(
[id] => 6342584
[patent_doc_number] => 20100084739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-08
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/591783
[patent_app_country] => US
[patent_app_date] => 2009-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4583
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20100084739.pdf
[firstpage_image] =>[orig_patent_app_number] => 12591783
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/591783 | Semiconductor device and method of manufacturing the same | Nov 30, 2009 | Abandoned |
Array
(
[id] => 6400750
[patent_doc_number] => 20100148313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'SEMICONDUCTOR APPARATUS AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/628703
[patent_app_country] => US
[patent_app_date] => 2009-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 17131
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20100148313.pdf
[firstpage_image] =>[orig_patent_app_number] => 12628703
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/628703 | SEMICONDUCTOR APPARATUS AND METHOD OF MANUFACTURING THE SAME | Nov 30, 2009 | Abandoned |
Array
(
[id] => 4614137
[patent_doc_number] => 07989850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-02
[patent_title] => 'Array substrate and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 12/591795
[patent_app_country] => US
[patent_app_date] => 2009-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 9913
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 427
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/989/07989850.pdf
[firstpage_image] =>[orig_patent_app_number] => 12591795
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/591795 | Array substrate and method of fabricating the same | Nov 30, 2009 | Issued |
Array
(
[id] => 6240178
[patent_doc_number] => 20100133603
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-03
[patent_title] => 'EEPROM'
[patent_app_type] => utility
[patent_app_number] => 12/591777
[patent_app_country] => US
[patent_app_date] => 2009-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12614
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20100133603.pdf
[firstpage_image] =>[orig_patent_app_number] => 12591777
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/591777 | EEPROM | Nov 30, 2009 | Issued |
Array
(
[id] => 9711523
[patent_doc_number] => 08836099
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-16
[patent_title] => 'Leadless package housing having a symmetrical construction with deformation compensation'
[patent_app_type] => utility
[patent_app_number] => 12/592746
[patent_app_country] => US
[patent_app_date] => 2009-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5471
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12592746
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/592746 | Leadless package housing having a symmetrical construction with deformation compensation | Nov 30, 2009 | Issued |
Array
(
[id] => 6294979
[patent_doc_number] => 20100065890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-18
[patent_title] => 'Semiconductor Substrate of GaAs and Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 12/621854
[patent_app_country] => US
[patent_app_date] => 2009-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3689
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0065/20100065890.pdf
[firstpage_image] =>[orig_patent_app_number] => 12621854
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/621854 | Semiconductor substrate of GaAs and semiconductor device | Nov 18, 2009 | Issued |
Array
(
[id] => 6545441
[patent_doc_number] => 20100044823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-25
[patent_title] => 'SEMICONDUCTOR PHOTONIC DEVICES WITH ENHANCED RESPONSIVITY AND REDUCED STRAY LIGHT'
[patent_app_type] => utility
[patent_app_number] => 12/610522
[patent_app_country] => US
[patent_app_date] => 2009-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2244
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20100044823.pdf
[firstpage_image] =>[orig_patent_app_number] => 12610522
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/610522 | SEMICONDUCTOR PHOTONIC DEVICES WITH ENHANCED RESPONSIVITY AND REDUCED STRAY LIGHT | Nov 1, 2009 | Abandoned |
Array
(
[id] => 10858206
[patent_doc_number] => 08884410
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-11
[patent_title] => 'Method for manufacturing a microelectronic package comprising at least one microelectronic device'
[patent_app_type] => utility
[patent_app_number] => 13/124198
[patent_app_country] => US
[patent_app_date] => 2009-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 33
[patent_no_of_words] => 8976
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13124198
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/124198 | Method for manufacturing a microelectronic package comprising at least one microelectronic device | Oct 15, 2009 | Issued |
Array
(
[id] => 6489619
[patent_doc_number] => 20100009490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-14
[patent_title] => 'METHOD FOR FABRICATING A SOLID-STATE IMAGING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/555664
[patent_app_country] => US
[patent_app_date] => 2009-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4719
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20100009490.pdf
[firstpage_image] =>[orig_patent_app_number] => 12555664
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/555664 | Method for fabricating a solid-state imaging package | Sep 7, 2009 | Issued |
Array
(
[id] => 4600593
[patent_doc_number] => 07977689
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-12
[patent_title] => 'Backlight device for liquid crystal display including a plurality of light emitting diodes within their own concaves aligned in a straight line within a larger concave'
[patent_app_type] => utility
[patent_app_number] => 12/504210
[patent_app_country] => US
[patent_app_date] => 2009-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 25
[patent_no_of_words] => 7321
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/977/07977689.pdf
[firstpage_image] =>[orig_patent_app_number] => 12504210
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/504210 | Backlight device for liquid crystal display including a plurality of light emitting diodes within their own concaves aligned in a straight line within a larger concave | Jul 15, 2009 | Issued |
Array
(
[id] => 5555524
[patent_doc_number] => 20090267101
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-29
[patent_title] => 'DISPLAY INCLUDING LIGHT EMITTING ELEMENT, BEAM CONDENSING ELEMENT AND DIFFUSING ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 12/500347
[patent_app_country] => US
[patent_app_date] => 2009-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6002
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20090267101.pdf
[firstpage_image] =>[orig_patent_app_number] => 12500347
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/500347 | DISPLAY INCLUDING LIGHT EMITTING ELEMENT, BEAM CONDENSING ELEMENT AND DIFFUSING ELEMENT | Jul 8, 2009 | Abandoned |
Array
(
[id] => 8933121
[patent_doc_number] => 08492823
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'High performance tapered varactor'
[patent_app_type] => utility
[patent_app_number] => 12/473627
[patent_app_country] => US
[patent_app_date] => 2009-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 2763
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12473627
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/473627 | High performance tapered varactor | May 27, 2009 | Issued |