
Howard Weiss
Examiner (ID: 16064)
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814, 2508 |
| Total Applications | 950 |
| Issued Applications | 632 |
| Pending Applications | 10 |
| Abandoned Applications | 309 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9079568
[patent_doc_number] => 20130265099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-10
[patent_title] => 'NANOSCALE VARIABLE RESISTOR/ELECTROMECHANICAL TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/903834
[patent_app_country] => US
[patent_app_date] => 2013-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4778
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13903834
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/903834 | Nanoscale variable resistor/electromechanical transistor | May 27, 2013 | Issued |
Array
(
[id] => 10943627
[patent_doc_number] => 20140346648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-27
[patent_title] => 'LOW-K NITRIDE FILM AND METHOD OF MAKING'
[patent_app_type] => utility
[patent_app_number] => 13/900976
[patent_app_country] => US
[patent_app_date] => 2013-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1889
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13900976
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/900976 | LOW-K NITRIDE FILM AND METHOD OF MAKING | May 22, 2013 | Abandoned |
Array
(
[id] => 10649178
[patent_doc_number] => 09365412
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-14
[patent_title] => 'Integrated CMOS and MEMS devices with air dieletrics'
[patent_app_type] => utility
[patent_app_number] => 13/855988
[patent_app_country] => US
[patent_app_date] => 2013-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 8630
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13855988
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/855988 | Integrated CMOS and MEMS devices with air dieletrics | Apr 2, 2013 | Issued |
Array
(
[id] => 10888094
[patent_doc_number] => 08912089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-16
[patent_title] => 'Method for manufacturing a semiconductor device including a stacked body comprising pluralities of first and second metallic conductive layers'
[patent_app_type] => utility
[patent_app_number] => 13/848294
[patent_app_country] => US
[patent_app_date] => 2013-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 65
[patent_no_of_words] => 11943
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13848294
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/848294 | Method for manufacturing a semiconductor device including a stacked body comprising pluralities of first and second metallic conductive layers | Mar 20, 2013 | Issued |
Array
(
[id] => 9754020
[patent_doc_number] => 20140284720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-25
[patent_title] => 'SEMICONDUCTOR DEVICE FOR ELECTROSTATIC DISCHARGE PROTECTION'
[patent_app_type] => utility
[patent_app_number] => 13/848069
[patent_app_country] => US
[patent_app_date] => 2013-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5189
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13848069
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/848069 | Semiconductor device for electrostatic discharge protection | Mar 20, 2013 | Issued |
Array
(
[id] => 9051224
[patent_doc_number] => 20130248938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'PN-Structured Gate Demodulation Pixel'
[patent_app_type] => utility
[patent_app_number] => 13/847704
[patent_app_country] => US
[patent_app_date] => 2013-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4508
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13847704
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/847704 | PN-structured gate demodulation pixel | Mar 19, 2013 | Issued |
Array
(
[id] => 9754079
[patent_doc_number] => 20140284779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-25
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING REINFORCED WIRE BONDS TO METAL TERMINALS'
[patent_app_type] => utility
[patent_app_number] => 13/847561
[patent_app_country] => US
[patent_app_date] => 2013-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2760
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13847561
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/847561 | SEMICONDUCTOR DEVICE HAVING REINFORCED WIRE BONDS TO METAL TERMINALS | Mar 19, 2013 | Abandoned |
Array
(
[id] => 9118293
[patent_doc_number] => 20130285215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-31
[patent_title] => 'STACKED WAFER STRUCTURE AND METHOD FOR STACKING A WAFER'
[patent_app_type] => utility
[patent_app_number] => 13/845728
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2232
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13845728
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/845728 | Stacked wafer structure and method for stacking a wafer | Mar 17, 2013 | Issued |
Array
(
[id] => 9432889
[patent_doc_number] => 20140110795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-24
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/846898
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 9822
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13846898
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/846898 | Three-dimensional non-volatile memory device with stacked-structure memory blocks | Mar 17, 2013 | Issued |
Array
(
[id] => 9266621
[patent_doc_number] => 20140021537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-23
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/846884
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3172
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13846884
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/846884 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | Mar 17, 2013 | Abandoned |
Array
(
[id] => 9728783
[patent_doc_number] => 20140264490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'REPLACEMENT GATE ELECTRODE WITH A SELF-ALIGNED DIELECTRIC SPACER'
[patent_app_type] => utility
[patent_app_number] => 13/845394
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 11259
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13845394
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/845394 | REPLACEMENT GATE ELECTRODE WITH A SELF-ALIGNED DIELECTRIC SPACER | Mar 17, 2013 | Abandoned |
Array
(
[id] => 9474320
[patent_doc_number] => 20140131783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-15
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/846461
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 8094
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13846461
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/846461 | Semiconductor memory device including a slit | Mar 17, 2013 | Issued |
Array
(
[id] => 9542502
[patent_doc_number] => 20140167149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/845857
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2712
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13845857
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/845857 | SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF | Mar 17, 2013 | Abandoned |
Array
(
[id] => 9202442
[patent_doc_number] => 20140001619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'POWER MODULE PACKAGE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/846591
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7030
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13846591
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/846591 | Power module package with a fastening unit including a non-conductive portion | Mar 17, 2013 | Issued |
Array
(
[id] => 9367429
[patent_doc_number] => 20140077302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'POWER RECTIFYING DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/846701
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 15027
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13846701
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/846701 | POWER RECTIFYING DEVICES | Mar 17, 2013 | Abandoned |
Array
(
[id] => 8888630
[patent_doc_number] => 20130161814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'SEMICONDUCTOR CHIP WITH OFFSET PADS'
[patent_app_type] => utility
[patent_app_number] => 13/773844
[patent_app_country] => US
[patent_app_date] => 2013-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5804
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13773844
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/773844 | SEMICONDUCTOR CHIP WITH OFFSET PADS | Feb 21, 2013 | Abandoned |
Array
(
[id] => 10028856
[patent_doc_number] => 09070765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-30
[patent_title] => 'Semiconductor device with low on resistance and high breakdown voltage'
[patent_app_type] => utility
[patent_app_number] => 13/760200
[patent_app_country] => US
[patent_app_date] => 2013-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 24
[patent_no_of_words] => 6211
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13760200
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/760200 | Semiconductor device with low on resistance and high breakdown voltage | Feb 5, 2013 | Issued |
Array
(
[id] => 9303851
[patent_doc_number] => 20140042525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-13
[patent_title] => 'LATERAL TRANSISTORS AND METHODS WITH LOW-VOLTAGE-DROP SHUNT TO BODY DIODE'
[patent_app_type] => utility
[patent_app_number] => 13/758703
[patent_app_country] => US
[patent_app_date] => 2013-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 5296
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13758703
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/758703 | Lateral transistors with low-voltage-drop shunt to body diode | Feb 3, 2013 | Issued |
Array
(
[id] => 8851648
[patent_doc_number] => 20130141323
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'ELECTOPHORETIC DISPLAY DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/754192
[patent_app_country] => US
[patent_app_date] => 2013-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4234
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13754192
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/754192 | Electrophoretic display | Jan 29, 2013 | Issued |
Array
(
[id] => 8851028
[patent_doc_number] => 20130140703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'CONTACT STRUCTURE IN A MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/751486
[patent_app_country] => US
[patent_app_date] => 2013-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9959
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13751486
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/751486 | Contact structure in a memory device | Jan 27, 2013 | Issued |