
Hsin Yi Hsieh
Examiner (ID: 2258, Phone: (571)270-3043 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2811, 2816, 2899 |
| Total Applications | 746 |
| Issued Applications | 342 |
| Pending Applications | 100 |
| Abandoned Applications | 333 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7381861
[patent_doc_number] => 20040036456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'Boosted voltage supply'
[patent_app_type] => new
[patent_app_number] => 10/463218
[patent_app_country] => US
[patent_app_date] => 2003-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3566
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20040036456.pdf
[firstpage_image] =>[orig_patent_app_number] => 10463218
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/463218 | DRAM boosted voltage supply | Jun 16, 2003 | Issued |
Array
(
[id] => 7603075
[patent_doc_number] => 07235959
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-06-26
[patent_title] => 'Low drop-out voltage regulator and method'
[patent_app_type] => utility
[patent_app_number] => 10/519306
[patent_app_country] => US
[patent_app_date] => 2003-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2290
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/235/07235959.pdf
[firstpage_image] =>[orig_patent_app_number] => 10519306
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/519306 | Low drop-out voltage regulator and method | Jun 15, 2003 | Issued |
Array
(
[id] => 1045337
[patent_doc_number] => 06867987
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-15
[patent_title] => 'Multilevel inverter control schemes'
[patent_app_type] => utility
[patent_app_number] => 10/461933
[patent_app_country] => US
[patent_app_date] => 2003-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4499
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/867/06867987.pdf
[firstpage_image] =>[orig_patent_app_number] => 10461933
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/461933 | Multilevel inverter control schemes | Jun 12, 2003 | Issued |
Array
(
[id] => 7207761
[patent_doc_number] => 20050258812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'Dc-dc converter'
[patent_app_type] => utility
[patent_app_number] => 10/518826
[patent_app_country] => US
[patent_app_date] => 2003-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5095
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20050258812.pdf
[firstpage_image] =>[orig_patent_app_number] => 10518826
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/518826 | DC regulator with pulse period modulation | Jun 11, 2003 | Issued |
Array
(
[id] => 1158178
[patent_doc_number] => 06771522
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-08-03
[patent_title] => 'Inverter parallel operation system'
[patent_app_type] => B2
[patent_app_number] => 10/457722
[patent_app_country] => US
[patent_app_date] => 2003-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 31
[patent_no_of_words] => 6929
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/771/06771522.pdf
[firstpage_image] =>[orig_patent_app_number] => 10457722
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/457722 | Inverter parallel operation system | Jun 9, 2003 | Issued |
Array
(
[id] => 1180981
[patent_doc_number] => 06744241
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-01
[patent_title] => 'Method for driving a switch in a switch-mode converter, and a drive circuit for driving a switch'
[patent_app_type] => B2
[patent_app_number] => 10/457663
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7215
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/744/06744241.pdf
[firstpage_image] =>[orig_patent_app_number] => 10457663
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/457663 | Method for driving a switch in a switch-mode converter, and a drive circuit for driving a switch | Jun 8, 2003 | Issued |
Array
(
[id] => 7339507
[patent_doc_number] => 20040245977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-09
[patent_title] => 'CURVED FRACTIONAL CMOS BANDGAP REFERENCE'
[patent_app_type] => new
[patent_app_number] => 10/458006
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10273
[patent_no_of_claims] => 69
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0245/20040245977.pdf
[firstpage_image] =>[orig_patent_app_number] => 10458006
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/458006 | Curved fractional CMOS bandgap reference | Jun 8, 2003 | Issued |
Array
(
[id] => 1108111
[patent_doc_number] => 06813166
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-02
[patent_title] => 'Synchronous rectifyier controlled by a current transformer'
[patent_app_type] => B1
[patent_app_number] => 10/457313
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2355
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/813/06813166.pdf
[firstpage_image] =>[orig_patent_app_number] => 10457313
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/457313 | Synchronous rectifyier controlled by a current transformer | Jun 8, 2003 | Issued |
Array
(
[id] => 7391418
[patent_doc_number] => 20040022080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-05
[patent_title] => 'Switching transformer'
[patent_app_type] => new
[patent_app_number] => 10/311647
[patent_app_country] => US
[patent_app_date] => 2003-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2737
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20040022080.pdf
[firstpage_image] =>[orig_patent_app_number] => 10311647
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/311647 | Switching transformer | Jun 5, 2003 | Abandoned |
Array
(
[id] => 7339486
[patent_doc_number] => 20040245970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-09
[patent_title] => 'REGULATOR WITH FEEDBACK VOLTAGE AND CURRENT SIGNAL SUMMING INTO CONTROLLER'
[patent_app_type] => new
[patent_app_number] => 10/456716
[patent_app_country] => US
[patent_app_date] => 2003-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4256
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0245/20040245970.pdf
[firstpage_image] =>[orig_patent_app_number] => 10456716
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/456716 | Regulator with feedback voltage and current signal summing into controller | Jun 5, 2003 | Issued |
Array
(
[id] => 1176802
[patent_doc_number] => 06750641
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-15
[patent_title] => 'Method and circuit for temperature nonlinearity compensation and trimming of a voltage reference'
[patent_app_type] => B1
[patent_app_number] => 10/456043
[patent_app_country] => US
[patent_app_date] => 2003-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3106
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/750/06750641.pdf
[firstpage_image] =>[orig_patent_app_number] => 10456043
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/456043 | Method and circuit for temperature nonlinearity compensation and trimming of a voltage reference | Jun 4, 2003 | Issued |
Array
(
[id] => 6768336
[patent_doc_number] => 20030214276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-20
[patent_title] => 'Method of frequency limitation and overload detection in a voltage regulator'
[patent_app_type] => new
[patent_app_number] => 10/455153
[patent_app_country] => US
[patent_app_date] => 2003-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2495
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20030214276.pdf
[firstpage_image] =>[orig_patent_app_number] => 10455153
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/455153 | Method of frequency limitation and overload detection in a voltage regulator | Jun 4, 2003 | Issued |
Array
(
[id] => 484792
[patent_doc_number] => 07221128
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-22
[patent_title] => 'Converter with start-up circuit'
[patent_app_type] => utility
[patent_app_number] => 10/514093
[patent_app_country] => US
[patent_app_date] => 2003-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8781
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/221/07221128.pdf
[firstpage_image] =>[orig_patent_app_number] => 10514093
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/514093 | Converter with start-up circuit | May 27, 2003 | Issued |
Array
(
[id] => 717500
[patent_doc_number] => 07053592
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-30
[patent_title] => 'Output level responsive switching on/off of a linear regulator'
[patent_app_type] => utility
[patent_app_number] => 10/446603
[patent_app_country] => US
[patent_app_date] => 2003-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4162
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/053/07053592.pdf
[firstpage_image] =>[orig_patent_app_number] => 10446603
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/446603 | Output level responsive switching on/off of a linear regulator | May 27, 2003 | Issued |
Array
(
[id] => 1064706
[patent_doc_number] => 06850401
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-01
[patent_title] => 'DC-DC converter'
[patent_app_type] => utility
[patent_app_number] => 10/447066
[patent_app_country] => US
[patent_app_date] => 2003-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 17506
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/850/06850401.pdf
[firstpage_image] =>[orig_patent_app_number] => 10447066
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/447066 | DC-DC converter | May 26, 2003 | Issued |
Array
(
[id] => 7374542
[patent_doc_number] => 20040027843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-12
[patent_title] => 'Method for controlling a matrix converter'
[patent_app_type] => new
[patent_app_number] => 10/443656
[patent_app_country] => US
[patent_app_date] => 2003-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4487
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20040027843.pdf
[firstpage_image] =>[orig_patent_app_number] => 10443656
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/443656 | Method for controlling a matrix converter | May 21, 2003 | Issued |
Array
(
[id] => 7204890
[patent_doc_number] => 20040070027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-15
[patent_title] => 'Double sided IGBT phase leg architecture and clocking method for reduced turn on loss'
[patent_app_type] => new
[patent_app_number] => 10/441033
[patent_app_country] => US
[patent_app_date] => 2003-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7600
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20040070027.pdf
[firstpage_image] =>[orig_patent_app_number] => 10441033
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/441033 | Double sided IGBT phase leg architecture and clocking method for reduced turn on loss | May 19, 2003 | Issued |
Array
(
[id] => 6768887
[patent_doc_number] => 20030214827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-20
[patent_title] => 'Control of an inverter'
[patent_app_type] => new
[patent_app_number] => 10/438826
[patent_app_country] => US
[patent_app_date] => 2003-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2405
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20030214827.pdf
[firstpage_image] =>[orig_patent_app_number] => 10438826
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/438826 | Control of an inverter | May 15, 2003 | Issued |
Array
(
[id] => 1141222
[patent_doc_number] => 06781257
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-24
[patent_title] => 'Apparatus for reducing noise from multiple switching regulators'
[patent_app_type] => B1
[patent_app_number] => 10/439396
[patent_app_country] => US
[patent_app_date] => 2003-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1524
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/781/06781257.pdf
[firstpage_image] =>[orig_patent_app_number] => 10439396
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/439396 | Apparatus for reducing noise from multiple switching regulators | May 15, 2003 | Issued |
Array
(
[id] => 6807649
[patent_doc_number] => 20030197588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-23
[patent_title] => 'Voltage regulated circuit with well resistor divider'
[patent_app_type] => new
[patent_app_number] => 10/438055
[patent_app_country] => US
[patent_app_date] => 2003-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3145
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20030197588.pdf
[firstpage_image] =>[orig_patent_app_number] => 10438055
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/438055 | Voltage regulated circuit with well resistor divider | May 14, 2003 | Abandoned |