
Hua Fan
Examiner (ID: 15255)
| Most Active Art Unit | 2449 |
| Art Unit(s) | 2456, 2152, 2449, 2458 |
| Total Applications | 873 |
| Issued Applications | 573 |
| Pending Applications | 83 |
| Abandoned Applications | 234 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19560142
[patent_doc_number] => 20240371934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => SEMICONDUCTOR STRUCTURE WITH HYBRID NANOSTRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/772850
[patent_app_country] => US
[patent_app_date] => 2024-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10179
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18772850
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/772850 | SEMICONDUCTOR STRUCTURE WITH HYBRID NANOSTRUCTURES | Jul 14, 2024 | Pending |
Array
(
[id] => 19517807
[patent_doc_number] => 20240349493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => METHOD OF FORMING SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/754195
[patent_app_country] => US
[patent_app_date] => 2024-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4384
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18754195
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/754195 | METHOD OF FORMING SEMICONDUCTOR MEMORY DEVICE | Jun 25, 2024 | Pending |
Array
(
[id] => 19467922
[patent_doc_number] => 20240321592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => METHOD OF ETCHING OBJECT AND ETCHING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/731643
[patent_app_country] => US
[patent_app_date] => 2024-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6338
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18731643
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/731643 | METHOD OF ETCHING OBJECT AND ETCHING DEVICE | Jun 2, 2024 | Abandoned |
Array
(
[id] => 19470517
[patent_doc_number] => 20240324187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => METHOD OF FORMING SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/731337
[patent_app_country] => US
[patent_app_date] => 2024-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4398
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18731337
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/731337 | Method of forming semiconductor memory device | Jun 1, 2024 | Issued |
Array
(
[id] => 20273396
[patent_doc_number] => 12443175
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Eco-efficiency (sustainability) dashboard for semiconductor manufacturing
[patent_app_type] => utility
[patent_app_number] => 18/679298
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 8765
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679298 | Eco-efficiency (sustainability) dashboard for semiconductor manufacturing | May 29, 2024 | Issued |
Array
(
[id] => 19435992
[patent_doc_number] => 20240304490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => INTEGRATED TOOL LIFT
[patent_app_type] => utility
[patent_app_number] => 18/670338
[patent_app_country] => US
[patent_app_date] => 2024-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25328
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670338
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/670338 | Integrated tool lift | May 20, 2024 | Issued |
Array
(
[id] => 20318083
[patent_doc_number] => 12456638
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Methods and systems for temperature control for a substrate
[patent_app_type] => utility
[patent_app_number] => 18/666686
[patent_app_country] => US
[patent_app_date] => 2024-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7068
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18666686
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/666686 | Methods and systems for temperature control for a substrate | May 15, 2024 | Issued |
Array
(
[id] => 20163033
[patent_doc_number] => 12389691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Low capacitance bidirectional transient voltage suppressor
[patent_app_type] => utility
[patent_app_number] => 18/655227
[patent_app_country] => US
[patent_app_date] => 2024-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 3562
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655227
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/655227 | Low capacitance bidirectional transient voltage suppressor | May 3, 2024 | Issued |
Array
(
[id] => 19366136
[patent_doc_number] => 20240268170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/641492
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641492
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641492 | Display device | Apr 21, 2024 | Issued |
Array
(
[id] => 20196693
[patent_doc_number] => 20250273403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => CAPACITOR AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/634972
[patent_app_country] => US
[patent_app_date] => 2024-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18634972
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/634972 | CAPACITOR AND ELECTRONIC DEVICE | Apr 13, 2024 | Pending |
Array
(
[id] => 19349506
[patent_doc_number] => 20240258470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => HIGH REFRACTIVE INDEX STRUCTURED COATING FOR EFFICIENT LIGHT EXTRACTION FROM LEDS AND PCLEDS
[patent_app_type] => utility
[patent_app_number] => 18/630689
[patent_app_country] => US
[patent_app_date] => 2024-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5750
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18630689
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/630689 | HIGH REFRACTIVE INDEX STRUCTURED COATING FOR EFFICIENT LIGHT EXTRACTION FROM LEDS AND PCLEDS | Apr 8, 2024 | Pending |
Array
(
[id] => 19500357
[patent_doc_number] => 20240339375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => HEAT SINK FASTENED ON THE SUBSTRATE OF A PACKAGE OF INTEGRATED CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 18/624320
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4147
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624320
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624320 | HEAT SINK FASTENED ON THE SUBSTRATE OF A PACKAGE OF INTEGRATED CIRCUITS | Apr 1, 2024 | Pending |
Array
(
[id] => 19879803
[patent_doc_number] => 20250112060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-03
[patent_title] => Robotic Cover Sealer
[patent_app_type] => utility
[patent_app_number] => 18/858306
[patent_app_country] => US
[patent_app_date] => 2024-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19425
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18858306
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/858306 | Robotic cover sealer | Mar 31, 2024 | Issued |
Array
(
[id] => 20469423
[patent_doc_number] => 12525465
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-13
[patent_title] => Substrate processing system and substrate processing method
[patent_app_type] => utility
[patent_app_number] => 18/619636
[patent_app_country] => US
[patent_app_date] => 2024-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5860
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18619636
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/619636 | Substrate processing system and substrate processing method | Mar 27, 2024 | Issued |
Array
(
[id] => 20091034
[patent_doc_number] => 20250220970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => CHANNEL FORMATION IN GATE-ALL-AROUND COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/619900
[patent_app_country] => US
[patent_app_date] => 2024-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7857
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18619900
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/619900 | CHANNEL FORMATION IN GATE-ALL-AROUND COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR DEVICES | Mar 27, 2024 | Pending |
Array
(
[id] => 19305653
[patent_doc_number] => 20240234233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/616773
[patent_app_country] => US
[patent_app_date] => 2024-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18616773
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/616773 | SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING SEMICONDUCTOR DEVICE | Mar 25, 2024 | Pending |
Array
(
[id] => 20056017
[patent_doc_number] => 20250194239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => INVERTER AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INCLUDING THE INVERTER
[patent_app_type] => utility
[patent_app_number] => 18/611218
[patent_app_country] => US
[patent_app_date] => 2024-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3376
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18611218
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/611218 | INVERTER AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INCLUDING THE INVERTER | Mar 19, 2024 | Pending |
Array
(
[id] => 19364129
[patent_doc_number] => 20240266163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => TREATMENTS TO ENHANCE MATERIAL STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/606621
[patent_app_country] => US
[patent_app_date] => 2024-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6501
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18606621
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/606621 | TREATMENTS TO ENHANCE MATERIAL STRUCTURES | Mar 14, 2024 | Pending |
Array
(
[id] => 19285644
[patent_doc_number] => 20240222121
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => METHOD AND APPARATUS FOR COATING PHOTO RESIST OVER A SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 18/604127
[patent_app_country] => US
[patent_app_date] => 2024-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18604127
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/604127 | Method and apparatus for coating photo resist over a substrate | Mar 12, 2024 | Issued |
Array
(
[id] => 19267206
[patent_doc_number] => 20240210908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => DYNAMIC 3D OBJECT RECOGNITION AND PRINTING
[patent_app_type] => utility
[patent_app_number] => 18/594262
[patent_app_country] => US
[patent_app_date] => 2024-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18821
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18594262
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/594262 | Dynamic 3D object recognition and printing | Mar 3, 2024 | Issued |