Search

Hua Jasmine Song

Examiner (ID: 11195)

Most Active Art Unit
2133
Art Unit(s)
2189, 2131, 2138, 2187, 2188, 2133
Total Applications
1391
Issued Applications
1254
Pending Applications
70
Abandoned Applications
80

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 14218693 [patent_doc_number] => 20190121731 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-04-25 [patent_title] => TECHNOLOGIES FOR EFFICIENTLY PERFORMING SCATTER-GATHER OPERATIONS [patent_app_type] => utility [patent_app_number] => 16/223539 [patent_app_country] => US [patent_app_date] => 2018-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5652 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16223539 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/223539
Technologies for efficiently performing scatter-gather operations Dec 17, 2018 Issued
Array ( [id] => 16017911 [patent_doc_number] => 20200183799 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-06-11 [patent_title] => GENERATION OF HOST REQUESTS TO A STORAGE CONTROLLER FOR READ DIAGNOSTIC PARAMETERS FOR A DATA MIRRORING CONFIGURATION [patent_app_type] => utility [patent_app_number] => 16/213802 [patent_app_country] => US [patent_app_date] => 2018-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7180 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16213802 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/213802
Generation of host requests to a storage controller for read diagnostic parameters for a data mirroring configuration Dec 6, 2018 Issued
Array ( [id] => 15998097 [patent_doc_number] => 20200174919 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-06-04 [patent_title] => AVOIDING OUT-OF-SPACE CONDITIONS IN ASYNCHRONOUS DATA REPLICATION ENVIRONMENTS [patent_app_type] => utility [patent_app_number] => 16/209966 [patent_app_country] => US [patent_app_date] => 2018-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4841 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16209966 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/209966
Avoiding out-of-space conditions in asynchronous data replication environments Dec 3, 2018 Issued
Array ( [id] => 16355309 [patent_doc_number] => 10795821 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-10-06 [patent_title] => Memory efficient key-value store [patent_app_type] => utility [patent_app_number] => 16/209812 [patent_app_country] => US [patent_app_date] => 2018-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5975 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16209812 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/209812
Memory efficient key-value store Dec 3, 2018 Issued
Array ( [id] => 14112799 [patent_doc_number] => 20190098075 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-03-28 [patent_title] => SYSTEMS AND METHODS FOR AN INTELLIGENT DISTRIBUTED WORKING MEMORY [patent_app_type] => utility [patent_app_number] => 16/203415 [patent_app_country] => US [patent_app_date] => 2018-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11060 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => 0 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16203415 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/203415
Systems and methods for an intelligent distributed working memory Nov 27, 2018 Issued
Array ( [id] => 16927146 [patent_doc_number] => 11048630 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2021-06-29 [patent_title] => Symmetrical multi-processing node [patent_app_type] => utility [patent_app_number] => 16/200733 [patent_app_country] => US [patent_app_date] => 2018-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7172 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16200733 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/200733
Symmetrical multi-processing node Nov 26, 2018 Issued
Array ( [id] => 14934809 [patent_doc_number] => 20190303042 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-10-03 [patent_title] => MEMORY DEVICE SAMPLING DATA USING CONTROL SIGNAL TRANSMITTED THROUGH TSV [patent_app_type] => utility [patent_app_number] => 16/197877 [patent_app_country] => US [patent_app_date] => 2018-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12718 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16197877 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/197877
Memory device sampling data using control signal transmitted through TSV Nov 20, 2018 Issued
Array ( [id] => 14782027 [patent_doc_number] => 20190265911 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-08-29 [patent_title] => ELECTRONIC APPARATUS AND OPERATING METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 16/198079 [patent_app_country] => US [patent_app_date] => 2018-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10291 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16198079 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/198079
Electronic apparatus and operating method thereof Nov 20, 2018 Issued
Array ( [id] => 15789201 [patent_doc_number] => 10628325 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-04-21 [patent_title] => Storage of data structures in non-volatile memory [patent_app_type] => utility [patent_app_number] => 16/198098 [patent_app_country] => US [patent_app_date] => 2018-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4081 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16198098 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/198098
Storage of data structures in non-volatile memory Nov 20, 2018 Issued
Array ( [id] => 14022289 [patent_doc_number] => 20190073138 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-03-07 [patent_title] => RESOURCE ALLOCATION BASED ON TRANSACTION PROCESSOR CLASSIFICATION [patent_app_type] => utility [patent_app_number] => 16/184140 [patent_app_country] => US [patent_app_date] => 2018-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 38224 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16184140 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/184140
Resource allocation based on transaction processor classification Nov 7, 2018 Issued
Array ( [id] => 16887726 [patent_doc_number] => 20210173923 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-06-10 [patent_title] => ELECTRONIC DEVICE AND CONTROL METHOD THEREFOR [patent_app_type] => utility [patent_app_number] => 16/760679 [patent_app_country] => US [patent_app_date] => 2018-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10115 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16760679 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/760679
Electronic device and control method therefor Nov 6, 2018 Issued
Array ( [id] => 16045855 [patent_doc_number] => 10684798 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-06-16 [patent_title] => Memory controller and memory system having the same [patent_app_type] => utility [patent_app_number] => 16/164144 [patent_app_country] => US [patent_app_date] => 2018-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5637 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16164144 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/164144
Memory controller and memory system having the same Oct 17, 2018 Issued
Array ( [id] => 16248310 [patent_doc_number] => 10747670 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-08-18 [patent_title] => Reducing latency by caching derived data at an edge server [patent_app_type] => utility [patent_app_number] => 16/157773 [patent_app_country] => US [patent_app_date] => 2018-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 12612 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16157773 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/157773
Reducing latency by caching derived data at an edge server Oct 10, 2018 Issued
Array ( [id] => 13875481 [patent_doc_number] => 20190034081 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-01-31 [patent_title] => SEMICONDUCTOR MEMORY DEVICE INCLUDING A CONTROL CIRCUIT AND AT LEAST TWO MEMORY CELL ARRAYS [patent_app_type] => utility [patent_app_number] => 16/147223 [patent_app_country] => US [patent_app_date] => 2018-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12786 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16147223 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/147223
Semiconductor memory device including a control circuit and at least two memory cell arrays Sep 27, 2018 Issued
Array ( [id] => 18276090 [patent_doc_number] => 11615034 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-03-28 [patent_title] => Translation lookaside buffer to implement adapative page size [patent_app_type] => utility [patent_app_number] => 16/973998 [patent_app_country] => US [patent_app_date] => 2018-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 26 [patent_no_of_words] => 20543 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16973998 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/973998
Translation lookaside buffer to implement adapative page size Sep 27, 2018 Issued
Array ( [id] => 15685067 [patent_doc_number] => 20200097197 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-03-26 [patent_title] => DISK STORAGE CAPACITY REORGANIZATION [patent_app_type] => utility [patent_app_number] => 16/137654 [patent_app_country] => US [patent_app_date] => 2018-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7070 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16137654 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/137654
Disk storage capacity reorganization Sep 20, 2018 Issued
Array ( [id] => 14022639 [patent_doc_number] => 20190073313 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-03-07 [patent_title] => DIRECT READ CONTROL IN A DATA STORAGE SYSTEM [patent_app_type] => utility [patent_app_number] => 16/122309 [patent_app_country] => US [patent_app_date] => 2018-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8378 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 269 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16122309 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/122309
Direct read control in a data storage system Sep 4, 2018 Issued
Array ( [id] => 14314029 [patent_doc_number] => 20190146718 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-05-16 [patent_title] => Tiering Data Strategy for a Distributed Storage System [patent_app_type] => utility [patent_app_number] => 16/122524 [patent_app_country] => US [patent_app_date] => 2018-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8240 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16122524 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/122524
Tiering data strategy for a distributed storage system Sep 4, 2018 Issued
Array ( [id] => 13737957 [patent_doc_number] => 20180373447 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-12-27 [patent_title] => MEMORY SYSTEM STORING MANAGEMENT INFORMATION AND METHOD OF CONTROLLING SAME [patent_app_type] => utility [patent_app_number] => 16/119610 [patent_app_country] => US [patent_app_date] => 2018-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15333 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16119610 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/119610
Memory system storing management information and method of controlling same Aug 30, 2018 Issued
Array ( [id] => 16644411 [patent_doc_number] => 10922268 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2021-02-16 [patent_title] => Migrating data from a small extent pool to a large extent pool [patent_app_type] => utility [patent_app_number] => 16/118367 [patent_app_country] => US [patent_app_date] => 2018-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10947 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118367 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/118367
Migrating data from a small extent pool to a large extent pool Aug 29, 2018 Issued
Menu