
Hua Jasmine Song
Examiner (ID: 11195)
| Most Active Art Unit | 2133 |
| Art Unit(s) | 2189, 2131, 2138, 2187, 2188, 2133 |
| Total Applications | 1391 |
| Issued Applications | 1254 |
| Pending Applications | 70 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19451181
[patent_doc_number] => 20240311311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => ERROR AVOIDANCE FOR PARTIALLY PROGRAMMED BLOCKS OF A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/672640
[patent_app_country] => US
[patent_app_date] => 2024-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10163
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18672640
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/672640 | Error avoidance for partially programmed blocks of a memory device | May 22, 2024 | Issued |
Array
(
[id] => 19451181
[patent_doc_number] => 20240311311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => ERROR AVOIDANCE FOR PARTIALLY PROGRAMMED BLOCKS OF A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/672640
[patent_app_country] => US
[patent_app_date] => 2024-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10163
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18672640
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/672640 | Error avoidance for partially programmed blocks of a memory device | May 22, 2024 | Issued |
Array
(
[id] => 19451181
[patent_doc_number] => 20240311311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => ERROR AVOIDANCE FOR PARTIALLY PROGRAMMED BLOCKS OF A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/672640
[patent_app_country] => US
[patent_app_date] => 2024-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10163
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18672640
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/672640 | Error avoidance for partially programmed blocks of a memory device | May 22, 2024 | Issued |
Array
(
[id] => 20323271
[patent_doc_number] => 20250335359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => Hardware Control System To Modulate Prefetchers Based On Runtime Telemetry
[patent_app_type] => utility
[patent_app_number] => 18/654197
[patent_app_country] => US
[patent_app_date] => 2024-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18654197
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/654197 | Hardware control system to modulate prefetchers based on runtime telemetry | May 2, 2024 | Issued |
Array
(
[id] => 19391279
[patent_doc_number] => 20240281149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => MEMORY SYSTEM STORING MANAGEMENT INFORMATION AND METHOD OF CONTROLLING SAME
[patent_app_type] => utility
[patent_app_number] => 18/645697
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15492
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645697
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/645697 | Memory system storing management information and method of controlling same | Apr 24, 2024 | Issued |
Array
(
[id] => 20131017
[patent_doc_number] => 12373330
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Physical memory address omission or obfuscation within an execution trace
[patent_app_type] => utility
[patent_app_number] => 18/643169
[patent_app_country] => US
[patent_app_date] => 2024-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12060
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18643169
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/643169 | Physical memory address omission or obfuscation within an execution trace | Apr 22, 2024 | Issued |
Array
(
[id] => 19382931
[patent_doc_number] => 20240272801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => MEMORY DEVICE AND PROGRAM OPERATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/641865
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16799
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641865
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641865 | MEMORY DEVICE AND PROGRAM OPERATION THEREOF | Apr 21, 2024 | Pending |
Array
(
[id] => 20296652
[patent_doc_number] => 20250321895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-16
[patent_title] => HARDWARE BASED ADDRESS SANITIZER FOR EMBEDDED SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/636044
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18636044
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/636044 | HARDWARE BASED ADDRESS SANITIZER FOR EMBEDDED SYSTEMS | Apr 14, 2024 | Pending |
Array
(
[id] => 19514278
[patent_doc_number] => 20240345964
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => DRAM CACHE SYSTEM AND OPERATING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/627459
[patent_app_country] => US
[patent_app_date] => 2024-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5192
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18627459
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/627459 | DRAM cache system and operating method of the same | Apr 4, 2024 | Issued |
Array
(
[id] => 19514057
[patent_doc_number] => 20240345743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => ADAPTIVE POLLING FOR HIGHER DENSITY STORAGE
[patent_app_type] => utility
[patent_app_number] => 18/603033
[patent_app_country] => US
[patent_app_date] => 2024-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18603033
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/603033 | ADAPTIVE POLLING FOR HIGHER DENSITY STORAGE | Mar 11, 2024 | Pending |
Array
(
[id] => 20221483
[patent_doc_number] => 20250284414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-11
[patent_title] => Data Storage Device and Method for Power Saving in a Variable Host Throughput Environment
[patent_app_type] => utility
[patent_app_number] => 18/596212
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2309
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596212
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596212 | Data Storage Device and Method for Power Saving in a Variable Host Throughput Environment | Mar 4, 2024 | Pending |
Array
(
[id] => 20188711
[patent_doc_number] => 12399825
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Identifying duplicate data based on recently read data
[patent_app_type] => utility
[patent_app_number] => 18/595567
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3196
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18595567
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/595567 | Identifying duplicate data based on recently read data | Mar 4, 2024 | Issued |
Array
(
[id] => 19220011
[patent_doc_number] => 20240184715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => TRANSLATION LOOKASIDE BUFFER PREWARMING
[patent_app_type] => utility
[patent_app_number] => 18/437289
[patent_app_country] => US
[patent_app_date] => 2024-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6361
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18437289
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/437289 | TRANSLATION LOOKASIDE BUFFER PREWARMING | Feb 8, 2024 | Pending |
Array
(
[id] => 20110193
[patent_doc_number] => 12360914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Dynamic updates to logical-to-physical address translation table bitmaps
[patent_app_type] => utility
[patent_app_number] => 18/428758
[patent_app_country] => US
[patent_app_date] => 2024-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4240
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18428758
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/428758 | Dynamic updates to logical-to-physical address translation table bitmaps | Jan 30, 2024 | Issued |
Array
(
[id] => 19362713
[patent_doc_number] => 20240264747
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => SSD DEVICE ACCELERATED BY DYNAMIC CAPACITY CACHE
[patent_app_type] => utility
[patent_app_number] => 18/428808
[patent_app_country] => US
[patent_app_date] => 2024-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9885
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18428808
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/428808 | SSD DEVICE ACCELERATED BY DYNAMIC CAPACITY CACHE | Jan 30, 2024 | Pending |
Array
(
[id] => 20138114
[patent_doc_number] => 20250245158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-31
[patent_title] => EXTENT RESTORE PERFORMANCE USING INTELLIGENT CLIENT-SIDE RECIPE-BASED PREFETCHING
[patent_app_type] => utility
[patent_app_number] => 18/425521
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18425521
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/425521 | EXTENT RESTORE PERFORMANCE USING INTELLIGENT CLIENT-SIDE RECIPE-BASED PREFETCHING | Jan 28, 2024 | Pending |
Array
(
[id] => 20138111
[patent_doc_number] => 20250245155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-31
[patent_title] => SYSTEMS AND METHODS OF PRECONFIGURING COHERENCY PROTOCOL FOR COMPUTING SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/423070
[patent_app_country] => US
[patent_app_date] => 2024-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5669
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18423070
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/423070 | SYSTEMS AND METHODS OF PRECONFIGURING COHERENCY PROTOCOL FOR COMPUTING SYSTEMS | Jan 24, 2024 | Pending |
Array
(
[id] => 20123346
[patent_doc_number] => 20250238377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => DATA PREFETCHING OPERATIONS WITH TRUSTWORTHY ENERGY AWARENESS
[patent_app_type] => utility
[patent_app_number] => 18/421226
[patent_app_country] => US
[patent_app_date] => 2024-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18421226
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/421226 | DATA PREFETCHING OPERATIONS WITH TRUSTWORTHY ENERGY AWARENESS | Jan 23, 2024 | Pending |
Array
(
[id] => 20123345
[patent_doc_number] => 20250238376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => PREFETCHING
[patent_app_type] => utility
[patent_app_number] => 18/419752
[patent_app_country] => US
[patent_app_date] => 2024-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9693
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18419752
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/419752 | PREFETCHING | Jan 22, 2024 | Pending |
Array
(
[id] => 19942057
[patent_doc_number] => 12314186
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-05-27
[patent_title] => Techniques using a unified cache for storing and accessing translation table entries and updates
[patent_app_type] => utility
[patent_app_number] => 18/417727
[patent_app_country] => US
[patent_app_date] => 2024-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 47203
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18417727
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/417727 | Techniques using a unified cache for storing and accessing translation table entries and updates | Jan 18, 2024 | Issued |