Hua Jasmine Song

Array ( [id] => 3937881 [patent_doc_number] => 05872020 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Method for producing semiconductor laser device' [patent_app_type] => 1 [patent_app_number] => 8/703042 [patent_app_country] => US [patent_app_date] => 1996-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6060 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872020.pdf [firstpage_image] =>[orig_patent_app_number] => 703042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3663141 [patent_doc_number] => 05668022 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-16 [patent_title] => 'Silicon-silicon-germanium heterojunction bipolar transistor fabrication method' [patent_app_type] => 1 [patent_app_number] => 8/700930 [patent_app_country] => US [patent_app_date] => 1996-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2013 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/668/05668022.pdf [firstpage_image] =>[orig_patent_app_number] => 700930 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4039026 [patent_doc_number] => 05926718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Method for forming a capacitor' [patent_app_type] => 1 [patent_app_number] => 8/699914 [patent_app_country] => US [patent_app_date] => 1996-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 3273 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/926/05926718.pdf [firstpage_image] =>[orig_patent_app_number] => 699914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3855514 [patent_doc_number] => 05705407 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-06 [patent_title] => 'Method of forming high performance bipolar devices with improved wiring options' [patent_app_type] => 1 [patent_app_number] => 8/691730 [patent_app_country] => US [patent_app_date] => 1996-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4539 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/705/05705407.pdf [firstpage_image] =>[orig_patent_app_number] => 691730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3686881 [patent_doc_number] => 05643810 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Methods of forming BiCMOS semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/688998 [patent_app_country] => US [patent_app_date] => 1996-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3610 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/643/05643810.pdf [firstpage_image] =>[orig_patent_app_number] => 688998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3773661 [patent_doc_number] => 05817533 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'High-yield methods of fabricating large substrate capacitors' [patent_app_type] => 1 [patent_app_number] => 8/692800 [patent_app_country] => US [patent_app_date] => 1996-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3916 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/817/05817533.pdf [firstpage_image] =>[orig_patent_app_number] => 692800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1528027 [patent_doc_number] => 06479331 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-12 [patent_title] => 'Method of fabricating a semiconductor device' [patent_app_type] => B1 [patent_app_number] => 08/688229 [patent_app_country] => US [patent_app_date] => 1996-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 10 [patent_no_of_words] => 7849 [patent_no_of_claims] => 72 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/479/06479331.pdf [firstpage_image] =>[orig_patent_app_number] => 08688229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825897 [patent_doc_number] => 05759871 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Structure for testing junction leakage of salicided devices fabricated using shallow trench and refill techniques' [patent_app_type] => 1 [patent_app_number] => 8/687858 [patent_app_country] => US [patent_app_date] => 1996-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3366 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/759/05759871.pdf [firstpage_image] =>[orig_patent_app_number] => 687858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3786069 [patent_doc_number] => 05736447 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Method for manufacturing a bipolar junction transistor having a polysilicon emitter' [patent_app_type] => 1 [patent_app_number] => 8/686411 [patent_app_country] => US [patent_app_date] => 1996-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 2283 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/736/05736447.pdf [firstpage_image] =>[orig_patent_app_number] => 686411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3836729 [patent_doc_number] => 05846869 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Method of manufacturing semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 8/685844 [patent_app_country] => US [patent_app_date] => 1996-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 36 [patent_no_of_words] => 8037 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/846/05846869.pdf [firstpage_image] =>[orig_patent_app_number] => 685844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4046363 [patent_doc_number] => 05869364 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-09 [patent_title] => 'Single layer integrated metal process for metal semiconductor field effect transistor (MESFET)' [patent_app_type] => 1 [patent_app_number] => 8/684760 [patent_app_country] => US [patent_app_date] => 1996-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 8891 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/869/05869364.pdf [firstpage_image] =>[orig_patent_app_number] => 684760 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3796994 [patent_doc_number] => 05827756 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-27 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/683274 [patent_app_country] => US [patent_app_date] => 1996-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 31 [patent_no_of_words] => 7558 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/827/05827756.pdf [firstpage_image] =>[orig_patent_app_number] => 683274 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3725195 [patent_doc_number] => 05700702 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-23 [patent_title] => 'Method for manufacturing an acceleration sensor' [patent_app_type] => 1 [patent_app_number] => 8/676282 [patent_app_country] => US [patent_app_date] => 1996-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 3141 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/700/05700702.pdf [firstpage_image] =>[orig_patent_app_number] => 676282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3813607 [patent_doc_number] => 05789303 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Method of adding on chip capacitors to an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/680286 [patent_app_country] => US [patent_app_date] => 1996-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 6216 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/789/05789303.pdf [firstpage_image] =>[orig_patent_app_number] => 680286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3701255 [patent_doc_number] => 05674778 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-07 [patent_title] => 'Method of manufacturing an optoelectronic circuit including heterojunction bipolar transistor, laser and photodetector' [patent_app_type] => 1 [patent_app_number] => 8/677262 [patent_app_country] => US [patent_app_date] => 1996-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5226 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/674/05674778.pdf [firstpage_image] =>[orig_patent_app_number] => 677262 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3663155 [patent_doc_number] => 05668023 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-16 [patent_title] => 'Composition for off-axis growth sites on non-polar substrates' [patent_app_type] => 1 [patent_app_number] => 8/676989 [patent_app_country] => US [patent_app_date] => 1996-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2455 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/668/05668023.pdf [firstpage_image] =>[orig_patent_app_number] => 676989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1503397 [patent_doc_number] => 06465289 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-15 [patent_title] => 'Method of fabricating monolithic multifunction integrated circuit devices' [patent_app_type] => B1 [patent_app_number] => 08/675248 [patent_app_country] => US [patent_app_date] => 1996-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 28 [patent_no_of_words] => 8420 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 416 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/465/06465289.pdf [firstpage_image] =>[orig_patent_app_number] => 08675248 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3739256 [patent_doc_number] => 05753546 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'Method for fabricating metal oxide field effect transistors' [patent_app_type] => 1 [patent_app_number] => 8/666214 [patent_app_country] => US [patent_app_date] => 1996-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 16 [patent_no_of_words] => 2571 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/753/05753546.pdf [firstpage_image] =>[orig_patent_app_number] => 666214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3687030 [patent_doc_number] => 05643820 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Method for fabricating an MOS capacitor using zener diode region' [patent_app_type] => 1 [patent_app_number] => 8/667219 [patent_app_country] => US [patent_app_date] => 1996-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 54 [patent_no_of_words] => 17970 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/643/05643820.pdf [firstpage_image] =>[orig_patent_app_number] => 667219 [rel_patent_id] =>[rel_patent_doc_number] =>)