Hua Jasmine Song

Array ( [id] => 3006452 [patent_doc_number] => 05330920 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-19 [patent_title] => 'Method of controlling gate oxide thickness in the fabrication of semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/077570 [patent_app_country] => US [patent_app_date] => 1993-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1292 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/330/05330920.pdf [firstpage_image] =>[orig_patent_app_number] => 077570 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2993567 [patent_doc_number] => 05366926 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-22 [patent_title] => 'Low temperature process for laser dehydrogenation and crystallization of amorphous silicon' [patent_app_type] => 1 [patent_app_number] => 8/073022 [patent_app_country] => US [patent_app_date] => 1993-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2455 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/366/05366926.pdf [firstpage_image] =>[orig_patent_app_number] => 073022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3052101 [patent_doc_number] => 05344785 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-06 [patent_title] => 'Method of forming high speed, high voltage fully isolated bipolar transistors on a SOI substrate' [patent_app_type] => 1 [patent_app_number] => 8/072653 [patent_app_country] => US [patent_app_date] => 1993-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 3667 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/344/05344785.pdf [firstpage_image] =>[orig_patent_app_number] => 072653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3410950 [patent_doc_number] => 05411903 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Self-aligned complementary HFETS' [patent_app_type] => 1 [patent_app_number] => 8/069648 [patent_app_country] => US [patent_app_date] => 1993-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2635 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/411/05411903.pdf [firstpage_image] =>[orig_patent_app_number] => 069648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2993620 [patent_doc_number] => 05366929 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-22 [patent_title] => 'Method for making reliable selective via fills' [patent_app_type] => 1 [patent_app_number] => 8/068900 [patent_app_country] => US [patent_app_date] => 1993-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4011 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/366/05366929.pdf [firstpage_image] =>[orig_patent_app_number] => 068900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3070364 [patent_doc_number] => 05336631 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Method of making and trimming ballast resistors and barrier metal in microwave power transistors' [patent_app_type] => 1 [patent_app_number] => 8/067192 [patent_app_country] => US [patent_app_date] => 1993-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 2317 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/336/05336631.pdf [firstpage_image] =>[orig_patent_app_number] => 067192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3073531 [patent_doc_number] => 05296391 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-22 [patent_title] => 'Method of manufacturing a bipolar transistor having thin base region' [patent_app_type] => 1 [patent_app_number] => 8/067017 [patent_app_country] => US [patent_app_date] => 1993-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 4067 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/296/05296391.pdf [firstpage_image] =>[orig_patent_app_number] => 067017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3004264 [patent_doc_number] => 05374567 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-20 [patent_title] => 'Operational amplifier using bipolar junction transistors in silicon-on-sapphire' [patent_app_type] => 1 [patent_app_number] => 8/065321 [patent_app_country] => US [patent_app_date] => 1993-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 47 [patent_no_of_words] => 3541 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/374/05374567.pdf [firstpage_image] =>[orig_patent_app_number] => 065321 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3052917 [patent_doc_number] => 05350486 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-27 [patent_title] => 'Semiconductor planarization process' [patent_app_type] => 1 [patent_app_number] => 8/065122 [patent_app_country] => US [patent_app_date] => 1993-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 1573 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/350/05350486.pdf [firstpage_image] =>[orig_patent_app_number] => 065122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3073512 [patent_doc_number] => 05296390 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-22 [patent_title] => 'Method for fabricating a semiconductor device having a vertical channel of carriers' [patent_app_type] => 1 [patent_app_number] => 8/061250 [patent_app_country] => US [patent_app_date] => 1993-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 4643 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/296/05296390.pdf [firstpage_image] =>[orig_patent_app_number] => 061250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3012488 [patent_doc_number] => 05332696 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-26 [patent_title] => 'Method for manufacturing a silicon layer having increased surface area' [patent_app_type] => 1 [patent_app_number] => 8/062966 [patent_app_country] => US [patent_app_date] => 1993-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3387 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/332/05332696.pdf [firstpage_image] =>[orig_patent_app_number] => 062966 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3057156 [patent_doc_number] => 05350699 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-27 [patent_title] => 'Method of manufacturing a hetero-junction bi-polar transistor' [patent_app_type] => 1 [patent_app_number] => 8/059268 [patent_app_country] => US [patent_app_date] => 1993-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1115 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/350/05350699.pdf [firstpage_image] =>[orig_patent_app_number] => 059268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2993707 [patent_doc_number] => 05362658 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Method for producing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/055865 [patent_app_country] => US [patent_app_date] => 1993-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 55 [patent_no_of_words] => 4207 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/362/05362658.pdf [firstpage_image] =>[orig_patent_app_number] => 055865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3444349 [patent_doc_number] => 05397716 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-14 [patent_title] => 'Method of forming an insulated gate semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/055581 [patent_app_country] => US [patent_app_date] => 1993-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2877 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/397/05397716.pdf [firstpage_image] =>[orig_patent_app_number] => 055581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3093223 [patent_doc_number] => 05292679 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-08 [patent_title] => 'Process for producing a semiconductor memory device having memory cells including transistors and capacitors' [patent_app_type] => 1 [patent_app_number] => 8/049306 [patent_app_country] => US [patent_app_date] => 1993-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2787 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/292/05292679.pdf [firstpage_image] =>[orig_patent_app_number] => 049306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032547 [patent_doc_number] => 05328860 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-12 [patent_title] => 'Method of manufacturing a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/046282 [patent_app_country] => US [patent_app_date] => 1993-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 3215 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/328/05328860.pdf [firstpage_image] =>[orig_patent_app_number] => 046282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3014679 [patent_doc_number] => 05340753 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-23 [patent_title] => 'Method for fabricating self-aligned epitaxial base transistor' [patent_app_type] => 1 [patent_app_number] => 8/047094 [patent_app_country] => US [patent_app_date] => 1993-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 2825 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 291 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/340/05340753.pdf [firstpage_image] =>[orig_patent_app_number] => 047094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3054424 [patent_doc_number] => 05356839 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-18 [patent_title] => 'Enhanced quality thin film Cu(In,Ga)Se.sub.2 for semiconductor device applications by vapor-phase recrystallization' [patent_app_type] => 1 [patent_app_number] => 8/045860 [patent_app_country] => US [patent_app_date] => 1993-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4173 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/356/05356839.pdf [firstpage_image] =>[orig_patent_app_number] => 045860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3478450 [patent_doc_number] => 05399528 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-21 [patent_title] => 'Multi-layer fabrication in integrated circuit systems' [patent_app_type] => 1 [patent_app_number] => 8/037476 [patent_app_country] => US [patent_app_date] => 1993-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 4287 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/399/05399528.pdf [firstpage_image] =>[orig_patent_app_number] => 037476 [rel_patent_id] =>[rel_patent_doc_number] =>)