Hua Jasmine Song

Array ( [id] => 2655293 [patent_doc_number] => 04929569 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-29 [patent_title] => 'Method of fabricating amorphous silican diode addressed liquid crystal display' [patent_app_type] => 1 [patent_app_number] => 7/247815 [patent_app_country] => US [patent_app_date] => 1988-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 16 [patent_no_of_words] => 6568 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/929/04929569.pdf [firstpage_image] =>[orig_patent_app_number] => 247815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2560675 [patent_doc_number] => 04835117 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-30 [patent_title] => 'Manufacturing method for semiconductor laser with mesa stripe' [patent_app_type] => 1 [patent_app_number] => 7/247268 [patent_app_country] => US [patent_app_date] => 1988-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4881 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/835/04835117.pdf [firstpage_image] =>[orig_patent_app_number] => 247268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2482161 [patent_doc_number] => 04866000 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-12 [patent_title] => 'Fabrication method for semiconductor integrated circuits' [patent_app_type] => 1 [patent_app_number] => 7/245297 [patent_app_country] => US [patent_app_date] => 1988-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 28 [patent_no_of_words] => 3694 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 506 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/866/04866000.pdf [firstpage_image] =>[orig_patent_app_number] => 245297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2490444 [patent_doc_number] => 04829024 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-09 [patent_title] => 'Method of forming layered polysilicon filled contact by doping sensitive endpoint etching' [patent_app_type] => 1 [patent_app_number] => 7/239919 [patent_app_country] => US [patent_app_date] => 1988-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3495 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/829/04829024.pdf [firstpage_image] =>[orig_patent_app_number] => 239919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2474686 [patent_doc_number] => 04879258 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-11-07 [patent_title] => 'Integrated circuit planarization by mechanical polishing' [patent_app_type] => 1 [patent_app_number] => 7/238954 [patent_app_country] => US [patent_app_date] => 1988-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2084 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/879/04879258.pdf [firstpage_image] =>[orig_patent_app_number] => 238954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2656585 [patent_doc_number] => 04962062 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-09 [patent_title] => 'Method of tightly joining two semiconductor substrates' [patent_app_type] => 1 [patent_app_number] => 7/238421 [patent_app_country] => US [patent_app_date] => 1988-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 7172 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/962/04962062.pdf [firstpage_image] =>[orig_patent_app_number] => 238421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2602613 [patent_doc_number] => 04948754 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-14 [patent_title] => 'Method for making a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/238400 [patent_app_country] => US [patent_app_date] => 1988-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4487 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/948/04948754.pdf [firstpage_image] =>[orig_patent_app_number] => 238400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2600924 [patent_doc_number] => 04931410 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-05 [patent_title] => 'Process for producing semiconductor integrated circuit device having copper interconnections and/or wirings, and device produced' [patent_app_type] => 1 [patent_app_number] => 7/236176 [patent_app_country] => US [patent_app_date] => 1988-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 7221 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/931/04931410.pdf [firstpage_image] =>[orig_patent_app_number] => 236176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2511217 [patent_doc_number] => 04851362 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-25 [patent_title] => 'Method for manufacturing a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/235967 [patent_app_country] => US [patent_app_date] => 1988-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 2327 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/851/04851362.pdf [firstpage_image] =>[orig_patent_app_number] => 235967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2557657 [patent_doc_number] => 04853345 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-01 [patent_title] => 'Process for manufacture of a vertical DMOS transistor' [patent_app_type] => 1 [patent_app_number] => 7/234761 [patent_app_country] => US [patent_app_date] => 1988-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3050 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/853/04853345.pdf [firstpage_image] =>[orig_patent_app_number] => 234761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2666714 [patent_doc_number] => 04904618 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-02-27 [patent_title] => 'Process for doping crystals of wide band gap semiconductors' [patent_app_type] => 1 [patent_app_number] => 7/234802 [patent_app_country] => US [patent_app_date] => 1988-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2233 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/904/04904618.pdf [firstpage_image] =>[orig_patent_app_number] => 234802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2515098 [patent_doc_number] => 04855252 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-08 [patent_title] => 'Process for making self-aligned contacts' [patent_app_type] => 1 [patent_app_number] => 7/234780 [patent_app_country] => US [patent_app_date] => 1988-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 1549 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/855/04855252.pdf [firstpage_image] =>[orig_patent_app_number] => 234780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2538223 [patent_doc_number] => D0310992 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-02 [patent_title] => 'Combined cover plate and switches for electronic wiring device' [patent_app_type] => 4 [patent_app_number] => 7/290929 [patent_app_country] => US [patent_app_date] => 1988-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 83 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 19 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/D0/310/D0310992.pdf [firstpage_image] =>[orig_patent_app_number] => 290929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2538223 [patent_doc_number] => D0310992 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-02 [patent_title] => 'Combined cover plate and switches for electronic wiring device' [patent_app_type] => 4 [patent_app_number] => 7/290929 [patent_app_country] => US [patent_app_date] => 1988-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 83 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 19 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/D0/310/D0310992.pdf [firstpage_image] =>[orig_patent_app_number] => 290929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2469350 [patent_doc_number] => 04889493 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-12-26 [patent_title] => 'Method of manufacturing the substrate of GaAs compound semiconductor' [patent_app_type] => 1 [patent_app_number] => 7/229993 [patent_app_country] => US [patent_app_date] => 1988-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1451 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/889/04889493.pdf [firstpage_image] =>[orig_patent_app_number] => 229993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2492672 [patent_doc_number] => 04847210 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-11 [patent_title] => 'Integrated pin photo-detector method' [patent_app_type] => 1 [patent_app_number] => 7/228646 [patent_app_country] => US [patent_app_date] => 1988-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 3351 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/847/04847210.pdf [firstpage_image] =>[orig_patent_app_number] => 228646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2630904 [patent_doc_number] => 04937205 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-26 [patent_title] => 'Plasma doping process and apparatus therefor' [patent_app_type] => 1 [patent_app_number] => 7/228216 [patent_app_country] => US [patent_app_date] => 1988-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4970 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/937/04937205.pdf [firstpage_image] =>[orig_patent_app_number] => 228216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2666886 [patent_doc_number] => 04935380 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-19 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/227892 [patent_app_country] => US [patent_app_date] => 1988-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 42 [patent_no_of_words] => 7714 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/935/04935380.pdf [firstpage_image] =>[orig_patent_app_number] => 227892 [rel_patent_id] =>[rel_patent_doc_number] =>)