
Hua Qi
Examiner (ID: 10670, Phone: (571)272-3193 , Office: P/1714 )
| Most Active Art Unit | 1714 |
| Art Unit(s) | 4142, 1714 |
| Total Applications | 633 |
| Issued Applications | 287 |
| Pending Applications | 95 |
| Abandoned Applications | 263 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16529039
[patent_doc_number] => 20200403120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => LIGHT-EMITTING DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/010480
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6786
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/010480 | Light-emitting device | Sep 1, 2020 | Issued |
Array
(
[id] => 18507560
[patent_doc_number] => 11705387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-18
[patent_title] => Multi-layer interconnection ribbon
[patent_app_type] => utility
[patent_app_number] => 17/010426
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4752
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010426
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/010426 | Multi-layer interconnection ribbon | Sep 1, 2020 | Issued |
Array
(
[id] => 16509434
[patent_doc_number] => 20200388690
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/002359
[patent_app_country] => US
[patent_app_date] => 2020-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13264
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17002359
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/002359 | Semiconductor device with surface insulating film | Aug 24, 2020 | Issued |
Array
(
[id] => 18001068
[patent_doc_number] => 11502179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-15
[patent_title] => Integrated assemblies containing ferroelectric transistors, and methods of forming integrated assemblies
[patent_app_type] => utility
[patent_app_number] => 17/001660
[patent_app_country] => US
[patent_app_date] => 2020-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 56
[patent_figures_cnt] => 56
[patent_no_of_words] => 8725
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17001660
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/001660 | Integrated assemblies containing ferroelectric transistors, and methods of forming integrated assemblies | Aug 23, 2020 | Issued |
Array
(
[id] => 16487731
[patent_doc_number] => 20200381340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => SEMICONDUCTOR DEVICE WITH THROUGH SILICON VIA STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/998137
[patent_app_country] => US
[patent_app_date] => 2020-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4017
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16998137
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/998137 | Semiconductor device with through silicon via structure | Aug 19, 2020 | Issued |
Array
(
[id] => 16660770
[patent_doc_number] => 20210057407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/996136
[patent_app_country] => US
[patent_app_date] => 2020-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6862
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16996136
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/996136 | Semiconductor device for downsizing and reducing resistance and inductance | Aug 17, 2020 | Issued |
Array
(
[id] => 17417051
[patent_doc_number] => 20220051955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/990654
[patent_app_country] => US
[patent_app_date] => 2020-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16990654
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/990654 | Semiconductor structure with test structure | Aug 10, 2020 | Issued |
Array
(
[id] => 16796172
[patent_doc_number] => 20210125989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-29
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/986367
[patent_app_country] => US
[patent_app_date] => 2020-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14045
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16986367
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/986367 | Three-dimensional semiconductor memory device | Aug 5, 2020 | Issued |
Array
(
[id] => 17941791
[patent_doc_number] => 11476251
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Channel integration in a three-node access device for vertical three dimensional (3D) memory
[patent_app_type] => utility
[patent_app_number] => 16/986466
[patent_app_country] => US
[patent_app_date] => 2020-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 17647
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16986466
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/986466 | Channel integration in a three-node access device for vertical three dimensional (3D) memory | Aug 5, 2020 | Issued |
Array
(
[id] => 17590805
[patent_doc_number] => 11329082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-10
[patent_title] => Image sensor and electronic device
[patent_app_type] => utility
[patent_app_number] => 16/983422
[patent_app_country] => US
[patent_app_date] => 2020-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 5119
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16983422
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/983422 | Image sensor and electronic device | Aug 2, 2020 | Issued |
Array
(
[id] => 18528792
[patent_doc_number] => 11715797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-01
[patent_title] => Ferroelectric transistors and assemblies comprising ferroelectric transistors
[patent_app_type] => utility
[patent_app_number] => 16/983841
[patent_app_country] => US
[patent_app_date] => 2020-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 5467
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16983841
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/983841 | Ferroelectric transistors and assemblies comprising ferroelectric transistors | Aug 2, 2020 | Issued |
Array
(
[id] => 16440563
[patent_doc_number] => 20200357890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => MEMORY CONFIGURATIONS
[patent_app_type] => utility
[patent_app_number] => 16/937243
[patent_app_country] => US
[patent_app_date] => 2020-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18140
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16937243
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/937243 | Memory configurations | Jul 22, 2020 | Issued |
Array
(
[id] => 16440594
[patent_doc_number] => 20200357921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => MOS Devices Having Epitaxy Regions with Reduced Facets
[patent_app_type] => utility
[patent_app_number] => 16/937359
[patent_app_country] => US
[patent_app_date] => 2020-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4354
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16937359
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/937359 | MOS devices having epitaxy regions with reduced facets | Jul 22, 2020 | Issued |
Array
(
[id] => 17011063
[patent_doc_number] => 20210242224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/936203
[patent_app_country] => US
[patent_app_date] => 2020-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8172
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16936203
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/936203 | Semiconductor memory device having cell source structure and manufacturing method thereof | Jul 21, 2020 | Issued |
Array
(
[id] => 16425293
[patent_doc_number] => 20200350491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/931632
[patent_app_country] => US
[patent_app_date] => 2020-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16931632
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/931632 | Semiconductor device including a magnetic tunneling junction (MTJ) device | Jul 16, 2020 | Issued |
Array
(
[id] => 17493641
[patent_doc_number] => 11282959
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => FET device insensitive to noise from drive path
[patent_app_type] => utility
[patent_app_number] => 16/931929
[patent_app_country] => US
[patent_app_date] => 2020-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3088
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16931929
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/931929 | FET device insensitive to noise from drive path | Jul 16, 2020 | Issued |
Array
(
[id] => 17181449
[patent_doc_number] => 11158699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Display device including a light blocking layer over a pixel defining layer
[patent_app_type] => utility
[patent_app_number] => 16/930586
[patent_app_country] => US
[patent_app_date] => 2020-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 10611
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16930586
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/930586 | Display device including a light blocking layer over a pixel defining layer | Jul 15, 2020 | Issued |
Array
(
[id] => 16723950
[patent_doc_number] => 20210091097
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => MEMORY CELL ARRANGEMENT
[patent_app_type] => utility
[patent_app_number] => 16/929666
[patent_app_country] => US
[patent_app_date] => 2020-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16929666
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/929666 | Memory cell arrangement | Jul 14, 2020 | Issued |
Array
(
[id] => 16394567
[patent_doc_number] => 20200335508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => SRAM STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/921173
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5876
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921173
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921173 | SRAM structure | Jul 5, 2020 | Issued |
Array
(
[id] => 20691904
[patent_doc_number] => 12622076
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-05
[patent_title] => Infrared sensor and method of manufacturing infrared sensor
[patent_app_type] => utility
[patent_app_number] => 17/924115
[patent_app_country] => US
[patent_app_date] => 2020-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6218
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17924115
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/924115 | Infrared sensor and method of manufacturing infrared sensor | Jul 2, 2020 | Issued |