Huan Hoang

Array ( [id] => 6691729 [patent_doc_number] => 20030039161 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-27 [patent_title] => 'Semiconductor device, semiconductor device design method, semiconductor device design method recording medium, and semiconductor device design support system' [patent_app_type] => new [patent_app_number] => 10/278496 [patent_app_country] => US [patent_app_date] => 2002-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 14810 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20030039161.pdf [firstpage_image] =>[orig_patent_app_number] => 10278496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6691727 [patent_doc_number] => 20030039159 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-27 [patent_title] => 'Asynchronous, high-bandwidth memory component using calibrated timing elements' [patent_app_type] => new [patent_app_number] => 10/271936 [patent_app_country] => US [patent_app_date] => 2002-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 19510 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20030039159.pdf [firstpage_image] =>[orig_patent_app_number] => 10271936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1372508 [patent_doc_number] => 06574153 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-03 [patent_title] => 'Asynchronous, high-bandwidth memory component using calibrated timing elements' [patent_app_type] => B2 [patent_app_number] => 10/272220 [patent_app_country] => US [patent_app_date] => 2002-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 38 [patent_no_of_words] => 19225 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/574/06574153.pdf [firstpage_image] =>[orig_patent_app_number] => 10272220 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1181950 [patent_doc_number] => 06747887 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-08 [patent_title] => 'Memory module having buffer for isolating stacked memory devices' [patent_app_type] => B2 [patent_app_number] => 10/263995 [patent_app_country] => US [patent_app_date] => 2002-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1142 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/747/06747887.pdf [firstpage_image] =>[orig_patent_app_number] => 10263995 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 471346 [patent_doc_number] => 07233537 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-06-19 [patent_title] => 'Thin film magnetic memory device provided with a dummy cell for data read reference' [patent_app_type] => utility [patent_app_number] => 10/260397 [patent_app_country] => US [patent_app_date] => 2002-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 34 [patent_no_of_words] => 22506 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/233/07233537.pdf [firstpage_image] =>[orig_patent_app_number] => 10260397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1368380 [patent_doc_number] => 06577548 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-10 [patent_title] => 'Self timing interlock circuit for embedded DRAM' [patent_app_type] => B1 [patent_app_number] => 10/065223 [patent_app_country] => US [patent_app_date] => 2002-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 7623 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 301 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/577/06577548.pdf [firstpage_image] =>[orig_patent_app_number] => 10065223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1108128 [patent_doc_number] => 06813175 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-02 [patent_title] => 'Interconnection layout of a semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/253926 [patent_app_country] => US [patent_app_date] => 2002-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 1929 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/813/06813175.pdf [firstpage_image] =>[orig_patent_app_number] => 10253926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1184643 [patent_doc_number] => 06741521 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-25 [patent_title] => 'Semiconductor memory device with increased data reading speed' [patent_app_type] => B2 [patent_app_number] => 10/253928 [patent_app_country] => US [patent_app_date] => 2002-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 42 [patent_no_of_words] => 25767 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/741/06741521.pdf [firstpage_image] =>[orig_patent_app_number] => 10253928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 977301 [patent_doc_number] => 06934189 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-23 [patent_title] => 'Nonvolatile semiconductor memory device and method of writing data therein' [patent_app_type] => utility [patent_app_number] => 10/253925 [patent_app_country] => US [patent_app_date] => 2002-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 11491 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/934/06934189.pdf [firstpage_image] =>[orig_patent_app_number] => 10253925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7268662 [patent_doc_number] => 20040057180 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'METHOD OF DATA STORAGE USING ONLY AMORPHOUS PHASE OF ELECTRICALLY PROGRAMMABLE PHASE-CHANGE MEMORY ELEMENT' [patent_app_type] => new [patent_app_number] => 10/252628 [patent_app_country] => US [patent_app_date] => 2002-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8996 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20040057180.pdf [firstpage_image] =>[orig_patent_app_number] => 10252628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6657394 [patent_doc_number] => 20030133350 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-17 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/247324 [patent_app_country] => US [patent_app_date] => 2002-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 16786 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20030133350.pdf [firstpage_image] =>[orig_patent_app_number] => 10247324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7465073 [patent_doc_number] => 20040095798 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-20 [patent_title] => 'Ferroelectric memory architecture' [patent_app_type] => new [patent_app_number] => 10/065125 [patent_app_country] => US [patent_app_date] => 2002-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2607 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0095/20040095798.pdf [firstpage_image] =>[orig_patent_app_number] => 10065125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6651903 [patent_doc_number] => 20030076717 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-24 [patent_title] => 'Non-volatile semiconductor memory apparatus' [patent_app_type] => new [patent_app_number] => 10/246727 [patent_app_country] => US [patent_app_date] => 2002-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 14561 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20030076717.pdf [firstpage_image] =>[orig_patent_app_number] => 10246727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1216160 [patent_doc_number] => 06711081 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-23 [patent_title] => 'Refreshing of multi-port memory in integrated circuits' [patent_app_type] => B1 [patent_app_number] => 10/065128 [patent_app_country] => US [patent_app_date] => 2002-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2831 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/711/06711081.pdf [firstpage_image] =>[orig_patent_app_number] => 10065128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1359064 [patent_doc_number] => 06584015 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-24 [patent_title] => 'Storage device counting error correction' [patent_app_type] => B2 [patent_app_number] => 10/246694 [patent_app_country] => US [patent_app_date] => 2002-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3731 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584015.pdf [firstpage_image] =>[orig_patent_app_number] => 10246694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1291871 [patent_doc_number] => 06639824 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-28 [patent_title] => 'Memory architecture' [patent_app_type] => B1 [patent_app_number] => 10/065126 [patent_app_country] => US [patent_app_date] => 2002-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2933 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/639/06639824.pdf [firstpage_image] =>[orig_patent_app_number] => 10065126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6719665 [patent_doc_number] => 20030053353 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-20 [patent_title] => 'Method for testing integrated semiconductor memory devices' [patent_app_type] => new [patent_app_number] => 10/245626 [patent_app_country] => US [patent_app_date] => 2002-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4941 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0053/20030053353.pdf [firstpage_image] =>[orig_patent_app_number] => 10245626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1183239 [patent_doc_number] => 06744679 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-01 [patent_title] => 'Semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/244026 [patent_app_country] => US [patent_app_date] => 2002-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3280 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/744/06744679.pdf [firstpage_image] =>[orig_patent_app_number] => 10244026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6777586 [patent_doc_number] => 20030048667 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-13 [patent_title] => 'High-speed data programmable nonvolatile semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/241029 [patent_app_country] => US [patent_app_date] => 2002-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 9219 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20030048667.pdf [firstpage_image] =>[orig_patent_app_number] => 10241029 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 665541 [patent_doc_number] => 07102907 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'Wavelength division multiplexed memory module, memory system and method' [patent_app_type] => utility [patent_app_number] => 10/238322 [patent_app_country] => US [patent_app_date] => 2002-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3870 [patent_no_of_claims] => 63 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/102/07102907.pdf [firstpage_image] =>[orig_patent_app_number] => 10238322 [rel_patent_id] =>[rel_patent_doc_number] =>)